Morphological algorithms for visual analysis of integrated circuits

Authors:
Jordi Vitria`;Xavier Binefa;Juan José Villanueva
Affiliations:
Departament d'Informdtica Universitat Auto`noma de Barcelona, 08193 Bellaterra, Barcelona, Spain;Departament d'Informdtica Universitat Auto`noma de Barcelona, 08193 Bellaterra, Barcelona, Spain;Departament d'Informdtica Universitat Auto`noma de Barcelona, 08193 Bellaterra, Barcelona, Spain
Venue:
Journal of Visual Communication and Image Representation
Year:
1992

Citing 5
Cited 0

Production system for LSI chip anatomizing

Pattern Recognition Letters
An Automatic Wafer Inspection System Using Pipelined Image Processing Techniques

IEEE Transactions on Pattern Analysis and Machine Intelligence
The P300: a system for automatic patterned wafer inspection

Machine Vision and Applications
Integrated Testing and Algorithms for Visual Inspection of Integrated Circuits

IEEE Transactions on Pattern Analysis and Machine Intelligence
A new domain for image analysis: VLSI circuits testing, with Romuald, specialized in parallel image processing

Pattern Recognition Letters

Quantified Score

Hi-index	0.00

Visualization

Abstract

Advances in integrated circuits technology lead to a continuous reduction in the size of individual features and to an increase in the size of chips and wafers. Every day it becomes more difficult to carry out tests and controls of quality and it is necessary to devise new techniques for accurate analysis of features, chips, and wafers. One of these procedures, visual inspection, can be achieved automatically by using image analysis techniques, with a high degree of automation and a low labor cost. We present a method for segmenting and classifying integrated circuit images based on one of these techniques: mathematical morphology.