Accelerating Critical Section Execution with Asymmetric Multicore Architectures

Authors:
M. Aater Suleman;Onur Mutlu;Moinuddin K. Qureshi;Yale N. Patt
Affiliations:
University of Texas at Austin;Carnegie Mellon University;IBM Research;University of Texas at Austin
Venue:
IEEE Micro
Year:
2010

Citing 0
Cited 5

Single-Chip Heterogeneous Computing: Does the Future Include Custom Logic, FPGAs, and GPGPUs?

MICRO '43 Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture
An energy-efficient heterogeneous CMP based on hybrid TFET-CMOS cores

Proceedings of the 48th Design Automation Conference
The yin and yang of power and performance for asymmetric hardware and managed software

Proceedings of the 39th Annual International Symposium on Computer Architecture
Leveraging hardware message passing for efficient thread synchronization

Proceedings of the 19th ACM SIGPLAN symposium on Principles and practice of parallel programming
Amdahl's law in the era of process variation

International Journal of High Performance Systems Architecture

Quantified Score

Hi-index	0.00

Visualization

Abstract

Contention for critical sections can reduce performance and scalability by causing thread serialization. The proposed accelerated critical sections mechanism reduces this limitation. ACS executes critical sections on the high-performance core of an asymmetric chip multiprocessor (ACMP), which can execute them faster than the smaller cores can.