Parameter variations and impact on circuits and microarchitecture
Proceedings of the 40th annual Design Automation Conference
Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance
Proceedings of the 31st annual international symposium on Computer architecture
Improving the Scalability of Parallel Jobs by adding Parallel Awareness to the Operating System
Proceedings of the 2003 ACM/IEEE conference on Supercomputing
Proceedings of the 2003 ACM/IEEE conference on Supercomputing
Comprehensive multiprocessor cache miss rate generation using multivariate models
ACM Transactions on Computer Systems (TOCS)
Cache miss behavior: is it √2?
Proceedings of the 3rd conference on Computing frontiers
Core fusion: accommodating software diversity in chip multiprocessors
Proceedings of the 34th annual international symposium on Computer architecture
Amdahl's Law in the Multicore Era
Computer
Validity of the single processor approach to achieving large scale computing capabilities
AFIPS '67 (Spring) Proceedings of the April 18-20, 1967, spring joint computer conference
EVAL: Utilizing processors with variation-induced timing errors
Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture
Handling OS jitter on multicore multithreaded systems
IPDPS '09 Proceedings of the 2009 IEEE International Symposium on Parallel&Distributed Processing
Extending Amdahl's law in the multicore era
ACM SIGMETRICS Performance Evaluation Review
On the Interplay of Parallelization, Program Performance, and Energy Consumption
IEEE Transactions on Parallel and Distributed Systems
Modeling critical sections in Amdahl's law and its implications for multicore design
Proceedings of the 37th annual international symposium on Computer architecture
Erasing Core Boundaries for Robust and Configurable Performance
MICRO '43 Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture
HPCA '12 Proceedings of the 2012 IEEE 18th International Symposium on High-Performance Computer Architecture
IEEE Transactions on Computers
Hi-index | 0.00 |
In this paper we propose to extend Amdahl's law for modelling multicores with process variation using simple mathematical techniques. We consider three major families of multicore processors - symmetric, asymmetric, and dynamic. We consider a conservative operating mode for setting the target frequency plain, and a more optimised method opt. Subsequently, we propose three separate corollaries to the standard Amdahl's law to model the performance of different multicore configurations with different modes of operation. We observe that most of the major trends published in prior work or the ones that we observe through Monte Carlo simulations can be explained by a simple hypothetical concept called an equivalent core. The crux of our approach is to look at a set of equivalent cores with no variation that have the same performance as the target system. It is much simpler and much more intuitive to reason in terms of equivalent cores. Along with being an effective analytical tool, it can be used to speed up a lot of heuristics, and can be exposed to higher level software for advanced scheduling decisions. Lastly, we validate our models with experiments on a real system, and the maximum error is limited to 8%.