An energy-efficient heterogeneous CMP based on hybrid TFET-CMOS cores

Authors:
Vinay Saripalli;Asit Mishra;Suman Datta;Vijaykrishnan Narayanan
Affiliations:
The Pennsylvania State University, University Park, PA;The Pennsylvania State University, University Park, PA;The Pennsylvania State University, University Park, PA;The Pennsylvania State University, University Park, PA
Venue:
Proceedings of the 48th Design Automation Conference
Year:
2011

Citing 11
Cited 4

JouleTrack: a web based tool for software energy profiling

Proceedings of the 38th annual Design Automation Conference
Simics: A Full System Simulation Platform

Computer
Energy-Efficient Processor Design Using Multiple Clock Domains with Dynamic Voltage and Frequency Scaling

HPCA '02 Proceedings of the 8th International Symposium on High-Performance Computer Architecture
Exploiting Processor Workload Heterogeneity for Reducing Energy Consumption in Chip Multiprocessors

Proceedings of the conference on Design, automation and test in Europe - Volume 2
Processor Power Reduction Via Single-ISA Heterogeneous Multi-Core Architectures

IEEE Computer Architecture Letters
New Generation of Predictive Technology Model for Sub-45nm Design Exploration

ISQED '06 Proceedings of the 7th International Symposium on Quality Electronic Design
Core architecture optimization for heterogeneous chip multiprocessors

Proceedings of the 15th international conference on Parallel architectures and compilation techniques
Independent front-end and back-end dynamic voltage scaling for a GALS microarchitecture

Proceedings of the 2006 international symposium on Low power electronics and design
Low power circuit design based on heterojunction tunneling transistors (HETTs)

Proceedings of the 14th ACM/IEEE international symposium on Low power electronics and design
Accelerating Critical Section Execution with Asymmetric Multicore Architectures

IEEE Micro
A novel si-tunnel FET based SRAM design for ultra low-power 0.3V VDD applications

Proceedings of the 2010 Asia and South Pacific Design Automation Conference

Improving energy efficiency of multi-threaded applications using heterogeneous CMOS-TFET multicores

Proceedings of the 17th IEEE/ACM international symposium on Low-power electronics and design
Variation-tolerant ultra low-power heterojunction tunnel FET SRAM design

NANOARCH '11 Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures
Performance enhancement under power constraints using heterogeneous CMOS-TFET multicores

Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Lighting the dark silicon by exploiting heterogeneity on future processors

Proceedings of the 50th Annual Design Automation Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

The steep sub-threshold characteristics of inter-band tunneling FETs (TFETs) make an attractive choice for low voltage operations. In this work, we propose a hybrid TFET-CMOS chip multiprocessor (CMP) that uses CMOS cores for higher voltages and TFETs for lower voltages by exploiting differences in application characteristics. Building from the device characterization to design and simulation of TFET based circuits, our work culminates with a workload evaluation of various single/multi-threaded applications. Our evaluation shows the promise of a new dimension to heterogeneous CMPs to achieve significant energy efficiencies (upto 50% energy benefit and 25% ED benefit with single-threaded applications, and 55% ED benefit with multi-threaded applications).