A novel si-tunnel FET based SRAM design for ultra low-power 0.3V VDD applications

Authors:
J. Singh;K. Ramakrishnan;S. Mookerjea;S. Datta;N. Vijaykrishnan;D. Pradhan
Affiliations:
University of Bristol, UK;The Pennsylvania State University, University Park;The Pennsylvania State University, University Park;The Pennsylvania State University, University Park;The Pennsylvania State University, University Park;University of Bristol, UK
Venue:
Proceedings of the 2010 Asia and South Pacific Design Automation Conference
Year:
2010

Citing 4
Cited 4

New Generation of Predictive Technology Model for Sub-45nm Design Exploration

ISQED '06 Proceedings of the 7th International Symposium on Quality Electronic Design
Yield-driven near-threshold SRAM design

Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
Thermal analysis of 8-T SRAM for nano-scaled technologies

Proceedings of the 13th international symposium on Low power electronics and design
Low power circuit design based on heterojunction tunneling transistors (HETTs)

Proceedings of the 14th ACM/IEEE international symposium on Low power electronics and design

Enabling architectural innovations using non-volatile memory

Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI
An energy-efficient heterogeneous CMP based on hybrid TFET-CMOS cores

Proceedings of the 48th Design Automation Conference
Variation-tolerant ultra low-power heterojunction tunnel FET SRAM design

NANOARCH '11 Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures
Two dimensional analytical modeling for asymmetric 3T and 4T double gate tunnel FET in sub-threshold region: Potential and electric field

Microelectronics Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

Steep sub-threshold transistors are promising candidates to replace the traditional MOSFETs for sub-threshold leakage reduction. In this paper, we explore the use of Inter-Band Tunnel Field Effect Transistors (TFETs) in SRAMs at ultra low supply voltages. The uni-directional current conducting TFETs limit the viability of 6T SRAM cells. To overcome this limitation, 7T SRAM designs were proposed earlier at the cost of extra silicon area. In this paper, we propose a novel 6T SRAM design using Si-TFETs for reliable operation with low leakage at ultra low voltages. We also demonstrate that a functional 6T TFET SRAM design with comparable stability margins and faster performances at low voltages can be realized using proposed design when compared with the 7T TFET SRAM cell. We achieve a leakage reduction improvement of 700X and 1600X over traditional CMOS SRAM designs at VDD of 0.3V and 0.5V respectively which makes it suitable for use at ultra-low power applications.