Multi-FPGA systems synthesis by means of evolutionary computation

Authors:
J. I. Hidalgo;F. Fernández;J. Lanchares;J. M. Sánchez;R. Hermida;M. Tomassini;R. Baraglia;R. Perego;O. Garnica
Affiliations:
Computer Architecture Department, Universidad Complutense de Madrid, Spain;Departamento de Informática. Universidad de Extremadura, Spain;Computer Architecture Department, Universidad Complutense de Madrid, Spain;Departamento de Informática. Universidad de Extremadura, Spain;Computer Architecture Department, Universidad Complutense de Madrid, Spain;Computer Science Institute. University of Laussane, Switzerland;Istituto di Scienza e tecnologie dell'informazione "Alessandro Faedo", CNR, Italy;Istituto di Scienza e tecnologie dell'informazione "Alessandro Faedo", CNR, Italy;Computer Architecture Department, Universidad Complutense de Madrid, Spain
Venue:
GECCO'03 Proceedings of the 2003 international conference on Genetic and evolutionary computation: PartII
Year:
2003

Citing 9
Cited 0

Genetic programming: on the programming of computers by means of natural selection

Genetic programming: on the programming of computers by means of natural selection
Field-Programmable Gate Array Technology

Field-Programmable Gate Array Technology
Placing and Routing Circuits on FPGAs by Means of Parallel and Distributed Genetic Programming

ICES '01 Proceedings of the 4th International Conference on Evolvable Systems: From Biology to Hardware
Register Based Genetic Programming on FPGA Computing Platforms

Proceedings of the European Conference on Genetic Programming
JVX - A Rapid Prototyping System Based on Java and FPGAs

FPL '98 Proceedings of the 8th International Workshop on Field-Programmable Logic and Applications, From FPGAs to Computing Paradigm
A Hybrid Evolutionary Algorithm for Multi-FPGA Systems Design

DSD '02 Proceedings of the Euromicro Symposium on Digital Systems Design
ICARUS: A Dynamically Reconfigurable Computer Architecture

FCCM '99 Proceedings of the Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines
The compact genetic algorithm

IEEE Transactions on Evolutionary Computation
A hybrid heuristic for the traveling salesman problem

IEEE Transactions on Evolutionary Computation

Quantified Score

Hi-index	0.00

Visualization

Abstract

Multi-FPGA systems (MFS) are used for a great variety of applications, for instance, dynamically re-configurable hardware applications, digital circuit emulation, and numerical computation. There are a great variety of boards for MFS implementation. In this paper a methodology for MFS design is presented. The techniques used are evolutionary programs and they solve all of the design tasks (partitioning placement and routing). Firstly a hybrid compact genetic algorithm solves the partitioning problem and then genetic programming is used to obtain a solution for the two other tasks.