Generation of interconnect topologies for communication synthesis
Proceedings of the conference on Design, automation and test in Europe
RSP '00 Proceedings of the 11th IEEE International Workshop on Rapid System Prototyping (RSP 2000)
Hi-index | 0.00 |
In this paper an efficient cooperative design framework is proposed to help SOC designers to construct their desired application-specific communication architectures. The proposed framework makes contributions as follows: (1) it outlines an approach of model refinement from one level of abstraction down to another closer to implementation; (2) it is particularly suitable for complex systems which consist of hundreds of processing elements (PEs) because it adopts a "divide-and-conquer" approach and provides the On-Chip Communication Architecture constructing method for PEs with compatible and incompatible protocols; (3) it can achieve a fine trade-off between system performance and implementation cost through a multi-objectives cost function taking into account of bus widths, bus load, cost for arbitration logic and transducers. The correctness and effectiveness of the method is evaluated through an illustrative JPEG decoder application.