A Dynamically-Reconfigurable, Power-Efficient Turbo Decoder
FCCM '04 Proceedings of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
Design of application-specific instructions and hardware accelerator for reed-solomon codecs
EURASIP Journal on Applied Signal Processing
Integrated circuits for channel coding in 3G cellular mobile wireless systems
IEEE Communications Magazine
IEEE Journal on Selected Areas in Communications
Hi-index | 0.00 |
In this paper, we introduced a reconfigurable processor optimized for implementation of Forward Error Correction (FEC) algorithms and provided the implementation results of the Viterbi and Turbo decoding algorithms. In this architecture, an array of processing elements is employed to perform the required operations in parallel. Each processing element encapsulates multiple functional units which are highly optimized for FEC algorithms. A data buffer coupled with high bandwidth interconnection network facilitates pumping the data to the array and collecting the results. A processing element controller orchestrates the operation and the data movement. Different FEC algorithms like Viterbi, Turbo, Reed-Solomon and LDPC are widely used in digital communication and could be implemented on this architecture. Unlike traditional approach to programmable FEC architectures, this architecture is instruction-level programmable which results the ultimate flexibility and programmability.