Design of application-specific instructions and hardware accelerator for reed-solomon codecs

Authors:
Jung H. Lee;Jaesung Lee;Myung H. Sunwoo
Affiliations:
School of Electrical and Computer Engineering, Ajou University, Wonchun-Dong, Paldal-Gu, Suwon, Korea;Computer System Department, Electronics and Telecommunications Research Institute, Gajeong-Dong, Yuseong-Gu, Taejon, Korea;School of Electrical and Computer Engineering, Ajou University, Wonchun-Dong, Paldal-Gu, Suwon, Korea
Venue:
EURASIP Journal on Applied Signal Processing
Year:
2003

Citing 8
Cited 5

On the VLSI Design of a Pipeline Reed-Solomon Decoder Using Systolic Arrays

IEEE Transactions on Computers
Error-control coding for computer systems

Error-control coding for computer systems
Error control systems for digital communication and storage

Error control systems for digital communication and storage
High-speed architectures for Reed-Solomon decoders

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Channel Coding for Telecommunications

Channel Coding for Telecommunications
Error-Control Coding for Data Networks

Error-Control Coding for Data Networks
Reed-Solomon Codes and Their Applications

Reed-Solomon Codes and Their Applications
An area-efficient pipelined VLSI architecture for decoding of Reed-Solomon codes based on a time-domain algorithm

IEEE Transactions on Circuits and Systems for Video Technology

Bit manipulation accelerator for communication systems digital signal processor

EURASIP Journal on Applied Signal Processing
A reconfigurable FEC system based on Reed-Solomon codec for DVB and 802.16 network

WSEAS Transactions on Circuits and Systems
Reed-Solomon codec for a reconfigurable baseband processing platform

WiCOM'09 Proceedings of the 5th International Conference on Wireless communications, networking and mobile computing
A reconfigurable processor for forward error correction

ARCS'07 Proceedings of the 20th international conference on Architecture of computing systems
Multi-symbol-sliced dynamically reconfigurable reed-solomon decoder design based on unified finite-field processing element

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents new application-specific digital signal processor (ASDSP) instructions and their hardware accelerator to efficiently implement Reed-Solomon (RS) encoding and decoding, which is one of the most widely used forward error control (FEC) algorithms. The proposed ASDSP architecture can implement various programmable primitive polynomials, and thus, hardwired RS codecs can be replaced. The new instructions and their hardware accelerator perform Galois field (GF) operations using the proposed GF multiplier and adder. Therefore, the proposed digital signal processor (DSP) architecture can significantly reduce the number of clock cycles compared with existing DSP chips. The proposed GF multiplier was implemented using the Faraday 0.25 µm standard cell library and it can perform RS decoding at a rate up to 228.1 Mbps at 130 MHz.