Bit manipulation accelerator for communication systems digital signal processor

Authors:
Sug H. Jeong;Myung H. Sunwoo;Seong K. Oh
Affiliations:
School of Electrical and Computer Engineering, Ajou University, Suwon, Korea;School of Electrical and Computer Engineering, Ajou University, Suwon, Korea;School of Electrical and Computer Engineering, Ajou University, Suwon, Korea
Venue:
EURASIP Journal on Applied Signal Processing
Year:
2005

Citing 3
Cited 1

Design of New DSP Instructions and Their Hardware Architecture for High-Speed FFT

Journal of VLSI Signal Processing Systems
A low-power programmable DSP core architecture for 3G mobile terminals

ICASSP '01 Proceedings of the Acoustics, Speech, and Signal Processing, 200. on IEEE International Conference - Volume 02
Design of application-specific instructions and hardware accelerator for reed-solomon codecs

EURASIP Journal on Applied Signal Processing

Customizing the datapath and ISA of soft VLIW processors

HiPEAC'07 Proceedings of the 2nd international conference on High performance embedded architectures and compilers

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper proposes application-specific instructions and their bit manipulation unit (BMU), which efficiently support scrambling, convolutional encoding, puncturing, interleaving, and bit stream multiplexing. The proposed DSP employs the BMU supporting parallel shift and XOR (exclusive-OR) operations and bit insertion/extraction operations on multiple data. The proposed architecture has been modeled by VHDL and synthesized using the SEC 0.18µm standard cell library and the gate count of the BMU is only about 1700 gates. Performance comparisons show that the number of clock cycles can be reduced about 40%-80% for scrambling, convolutional encoding, and interleaving compared with existing DSPs.