PLL performance comparison with application to spread spectrum clock generator design

Authors:
Ming-Ta Hsieh;Jim Welch;Gerald E. Sobelman
Affiliations:
University of Minnesota, Minneapolis, USA and Toshiba America Electronic Components, Inc., Irvine, USA;Toshiba America Electronic Components, Inc., Irvine, USA;University of Minnesota, Minneapolis, USA
Venue:
Analog Integrated Circuits and Signal Processing
Year:
2010

Citing 5
Cited 1

CMOS VCOs for frequency synthesis in wireless biotelemetry

ISLPED '98 Proceedings of the 1998 international symposium on Low power electronics and design
High-speed COMS circuits for optical receivers

High-speed COMS circuits for optical receivers
A performance comparison of PLLs for clock generation using ring oscillator VCO and LC oscillator in a digital CMOS process

Proceedings of the 2004 Asia and South Pacific Design Automation Conference
An over-1-Gb/s transceiver core for integration into large system-on-chips for consumer electronics

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Design of Integrated Circuits for Optical Communications

Design of Integrated Circuits for Optical Communications

Design and performance of a robust 180 nm CMOS standalone VCO and the integrated PLL

Analog Integrated Circuits and Signal Processing

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents performance, power and area comparisons of LC vs. Ring VCO-based PLL designs in order to determine the best option for high-speed spread spectrum clock generator (SSCG) designs. Analytical performance, power and area comparisons of LC versus Ring VCO-based PLL designs demonstrate that a Ring VCO can be used to meet the requirements of SATA and SAS applications at rates up to 6 Gbps. The designed SSCG operating frequency range is 2---4.25 GHz with RMS RJ jitter