A framework for hardware-in-the-loop testing of an integrated architecture

Authors:
Martin Schlager;Roman Obermaisser;Wilfried Elmenreich
Affiliations:
TTTech Computertechnik AG, Vienna, Austria;Vienna University of Technology, Vienna, Austria;Vienna University of Technology, Vienna, Austria
Venue:
SEUS'07 Proceedings of the 5th IFIP WG 10.2 international conference on Software technologies for embedded and ubiquitous systems
Year:
2007

Citing 5
Cited 2

Advances in ULTRA-Dependable Distributed Systems

Advances in ULTRA-Dependable Distributed Systems
An Overview of Formal Verification for the Time-Triggered Architecture

FTRTFT '02 Proceedings of the 7th International Symposium on Formal Techniques in Real-Time and Fault-Tolerant Systems: Co-sponsored by IFIP WG 2.2
Distributed Hardware-in-the-Loop Simulator for Autonomous Continuous Dynamical Systems with Spatially Constrained Interactions

IPDPS '03 Proceedings of the 17th International Symposium on Parallel and Distributed Processing
An Interface as a Design Object

ISORC '99 Proceedings of the 2nd IEEE International Symposium on Object-Oriented Real-Time Distributed Computing
Encapsulating application subsystems using the DECOS core OS

SAFECOMP'06 Proceedings of the 25th international conference on Computer Safety, Reliability, and Security

Bottom-up reuse for multi-level testing

Journal of Systems and Software
Simulations on Consumer Tests: A Perspective for Driver Assistance Systems

Proceedings of International Workshop on Engineering Simulations for Cyber-Physical Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper we present a distributed Hardware-in-the-Loop (HiL) simulation approach that supports the verification and validation activities in an integrated architecture as recently developed in DECOS (Dependable Embedded COmponents and Systems), an integrated project within the Sixth Framework Programme of the European Commission. Focusing on the interconnection between the simulated environment and the Integrated System Under Test (ISUT), our approach involves the concept of a Smart Virtual Transducer (SVT) that replaces the physical transducers of the ISUT without a probe effect on the ISUT. Our approach enables a complexity reduction for setting up an HiL simulation and supports a well-designed scalable interface to an integrated architecture. Furthermore, we support non-intrusive, deterministic interaction between the environment simulation system and the ISUT in order to guarantee reproducible test-runs. We show an exemplary application of the proposed concept by tailoring the generic components of the proposed simulation approach to an automotive park assistant system.