A high speed analog to digital converter for ultra wide band applications

Authors:
Anand Mohan;Aladin Zayegh;Alex Stojcevski
Affiliations:
Centre for Telecommunications and Microelectronics, School of Electrical Engineering, Victoria University, Victoria, Australia;Centre for Telecommunications and Microelectronics, School of Electrical Engineering, Victoria University, Victoria, Australia;Centre for Telecommunications and Microelectronics, School of Electrical Engineering, Victoria University, Victoria, Australia
Venue:
EUC'07 Proceedings of the 2007 conference on Emerging direction in embedded and ubiquitous computing
Year:
2007

Citing 4
Cited 0

Activity-Sensitive Flip-Flop and Latch Selection for Reduced Energy

ARVLSI '01 Proceedings of the 2001 Conference on Advanced Research in VLSI
A 1-GSPS CMOS Flash A/D Converter for System-on-Chip Applications

WVLSI '01 Proceedings of the IEEE Computer Society Workshop on VLSI 2001
A/D Precision Requirements for Digital Ultra-Wideband Radio Receivers

Journal of VLSI Signal Processing Systems
Analog-to-digital converter survey and analysis

IEEE Journal on Selected Areas in Communications

Quantified Score

Hi-index	0.00

Visualization

Abstract

Over the past few years Ultra Wide Band (UWB) technology has taken the realms of communications circuit design to new levels. This paper demonstrates the design and simulation of a very high speed Flash Analog to Digital Converter (ADC) for UWB applications. The ADC was implemented in 90 nanometre (nm) CMOS design process. The converter works at an optimal sampling rate of 4.1 Gig-Samples per second (Gsps) for an 800 MHz input bandwidth corresponding to a 1V full scale reference. The converter has moderate linearity error tolerance of about ±1 LSB (62.5 mV) without use of any averaging techniques. The ADC works on a 1V supply and has an overall power consumption of 114 mW.