Reuse methodology manual: for system-on-a-chip designs
Reuse methodology manual: for system-on-a-chip designs
Building Web Services for the Microsoft .NET Platform
Building Web Services for the Microsoft .NET Platform
VHDL Modeling for Digital Design Synthesis
VHDL Modeling for Digital Design Synthesis
| Hi-index | 0.00 |
This paper presents a basic concept, development and implementation of software tool designated for programming of Field Programmable Gate Arrays. However, the programming scheme does not employ typical VHDL or Verilog languages but dedicated PLC-like software environment producing both execution code and hardware configuration for the for FPGA chip. As a result the project has created PLC language defined control system implemented in an FPGA structure. Verification tests were performed on Xilinx Spartan II platform and finally were converted into Spartan III chip family. Although verification tests were run using development boards the real life embedded application is now developed.