Analysis of emerging core-based design lifecycle
Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design
Using codesign techniques to support analog functionality
CODES '99 Proceedings of the seventh international workshop on Hardware/software codesign
Design methodology for IP providers
DATE '99 Proceedings of the conference on Design, automation and test in Europe
A low power hardware/software partitioning approach for core-based embedded systems
Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Hardware/software IP protection
Proceedings of the 37th Annual Design Automation Conference
Interface and cache power exploration for core-based embedded system design
ICCAD '99 Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design
Embedded tutorial: TRP: integrating embedded test and ATE
Proceedings of the conference on Design, automation and test in Europe
Methodology for hardware/software co-verification in C/C++ (short paper)
ASP-DAC '00 Proceedings of the 2000 Asia and South Pacific Design Automation Conference
An RTL design-space exploration method for high-level applications
Proceedings of the 2001 Asia and South Pacific Design Automation Conference
Interoperability as a design issue in C++ based modeling environments
Proceedings of the 14th international symposium on Systems synthesis
IP reuse in the system on a chip era
ISSS '00 Proceedings of the 13th international symposium on System synthesis
Efficient integration of behavioral synthesis within existing design flows
ISSS '00 Proceedings of the 13th international symposium on System synthesis
Forced simulation: A technique for automating component reuse in embedded systems
ACM Transactions on Design Automation of Electronic Systems (TODAES)
On IEEE P1500's Standard for Embedded Core Test
Journal of Electronic Testing: Theory and Applications
Journal of Electronic Testing: Theory and Applications
The Role of Test Protocols in Automated Test Generation for Embedded-Core-Based System ICs
Journal of Electronic Testing: Theory and Applications
A Survey of Digital Design Reuse
IEEE Design & Test
IEEE Design & Test
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Application of design patterns for hardware design
Proceedings of the 40th annual Design Automation Conference
On Test Scheduling for Core-Based SOCs
ASP-DAC '02 Proceedings of the 2002 Asia and South Pacific Design Automation Conference
A Good Excuse for Reuse: "Open" TAP Controller Design
ITC '00 Proceedings of the 2000 IEEE International Test Conference
Rethinking Behavioral Synthesis for a Better Integration within Existing Design Flows
ICCD '00 Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors
A "Design for Verification" Methodology
ISQED '01 Proceedings of the 2nd International Symposium on Quality Electronic Design
Soft Core Based Model of a Microcomputer Family
ISQED '01 Proceedings of the 2nd International Symposium on Quality Electronic Design
Design Quality and Design Efficiency; Definitions, Metrics and Relevant Design Experiences
ISQED '00 Proceedings of the 1st International Symposium on Quality of Electronic Design
Synthesis Experiments and Performance Metrics for Evaluating the Quality of IP Blocks and Megacells
ISQED '00 Proceedings of the 1st International Symposium on Quality of Electronic Design
EUDOXUS: A WWW-based Generator of Reusable Arithmetic Cores
RSP '01 Proceedings of the 12th International Workshop on Rapid System Prototyping
Will networks on chip close the productivity gap?
Networks on chip
A clock-tuning circuit for system-on-chip
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Design of reconfigurable access wrappers for embedded core based SoC test
IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special section on low power
Custom Wide Counterflow Pipelines for High-Performance Embedded Applications
IEEE Transactions on Computers
Measurement of IP Qualification Costs and Benefits
Proceedings of the conference on Design, automation and test in Europe - Volume 2
Platform Based on Open-Source Cores for Industrial Applications
Proceedings of the conference on Design, automation and test in Europe - Volume 2
Can IP Quality be Objectively Measured?
Proceedings of the conference on Design, automation and test in Europe - Volume 3
A Note on System-on-Chip Test Scheduling Formulation
Journal of Electronic Testing: Theory and Applications
Application of UML for hardware design based on design process model
Proceedings of the 2004 Asia and South Pacific Design Automation Conference
Rules for analog and mixed-signal VHDL-AMS modeling
Languages for system specification
Instruction Set Emulation for Rapid Prototyping of SoCs
DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
A System to Validate and Certify Soft and Hard IP
DATE '03 Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum - Volume 2
Set Top Box SoC Design Methodology at STMicroelectronics
DATE '03 Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum - Volume 2
Verification of a Complex SoC: The PRO3 Case-Study
DATE '03 Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum - Volume 2
A Multi-Level Design Flow for Incorporating IP Cores: Case Study of 1D Wavelet IP Integration
DATE '03 Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum - Volume 2
Strategies for the integration of hardware and software IP components in embedded systems-on-chip
Integration, the VLSI Journal - Special issue: IP and design reuse
Intelligent IP retrieval driven by application requirements
Integration, the VLSI Journal - Special issue: IP and design reuse
Generic integration infrastructure for IP-based design processes and tools with a unified XML format
Integration, the VLSI Journal - Special issue: IP and design reuse
Automation of IP qualification and IP exchange
Integration, the VLSI Journal - Special issue: IP and design reuse
ISLPED '05 Proceedings of the 2005 international symposium on Low power electronics and design
FSM-based transaction-level functional coverage for interface compliance verification
ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
Arbitrary long digit integer sorter HW/SW co-design
ASP-DAC '03 Proceedings of the 2003 Asia and South Pacific Design Automation Conference
Proceedings of the 2005 Asia and South Pacific Design Automation Conference
A core generator for arithmetic cores and testing structures with a network interface
Journal of Systems Architecture: the EUROMICRO Journal
Actor-oriented models for codesign: balancing re-use and performance
Formal methods and models for system design
Low power synthesizable register files for processor and IP cores
Integration, the VLSI Journal - Special issue: Low-power design techniques
Budgeting-free hierarchical design method for large scale and high-performance LSIs
Proceedings of the 43rd annual Design Automation Conference
Constrained algorithmic IP design for system-on-chip
Integration, the VLSI Journal
Logic foundry: rapid prototyping for FPGA-based DSP systems
EURASIP Journal on Applied Signal Processing
A predictive NoC architecture for vision systems dedicated to image analysis
EURASIP Journal on Embedded Systems
MOCDEX: multiprocessor on chip multiobjective design space exploration with direct execution
EURASIP Journal on Embedded Systems
Fixed-point configurable hardware components
EURASIP Journal on Embedded Systems
Programming and Computing Software
Multiplierless and fully pipelined JPEG compression soft IP targeting FPGAs
Microprocessors & Microsystems
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
IPP@HDL: efficient intellectual property protection scheme for IP cores
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Developing e-commerce business models for enabling silicon intellectual property transactions
International Journal of Information Technology and Management
Journal of Signal Processing Systems
Robust chip-level clock tree synthesis for SOC designs
Proceedings of the 45th annual Design Automation Conference
An efficient scheduling algorithm based on multi-frequency tam for SOC testing
WSEAS Transactions on Circuits and Systems
Hardware reusable design of feature extraction for distributed speech recognition
AEE'07 Proceedings of the 6th conference on Applications of electrical engineering
A UML-based approach for heterogeneous IP integration
Proceedings of the 2009 Asia and South Pacific Design Automation Conference
Verification Techniques for System-Level Design
Verification Techniques for System-Level Design
Embedding Intelligence into EDA Tools
Proceedings of the 2006 conference on Integrated Intelligent Systems for Engineering Design
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Low power synthesizable register files for processor and IP cores
Integration, the VLSI Journal - Special issue: Low-power design techniques
Hard-, soft- and firm-RLOs: an applet-based approach to reusable learning objects
Advanced Technology for Learning
GAME-HDL: implementation of evolutionary algorithms using hardware description languages
EvoWorkshops'03 Proceedings of the 2003 international conference on Applications of evolutionary computing
"Chameleon" software defined control platform
EUROCAST'07 Proceedings of the 11th international conference on Computer aided systems theory
SystemJ: A GALS language for system level design
Computer Languages, Systems and Structures
Formal model of a protocol converter
CATS '09 Proceedings of the Fifteenth Australasian Symposium on Computing: The Australasian Theory - Volume 94
Semiconductor knowledge management and soft-cores reuse
SBCCI'99 Proceedings of the XIIth conference on Integrated circuits and systems design
System on chip design service e-business value maximization through a novel MCDM framework
Expert Systems with Applications: An International Journal
Soft IP protection: watermarking HDL codes
IH'04 Proceedings of the 6th international conference on Information Hiding
Pipelined bidirectional bus architecture for embedded multimedia socs
EUC'05 Proceedings of the 2005 international conference on Embedded and Ubiquitous Computing
Adaptive techniques for specification matching in embedded systems: a comparative study
IFM'05 Proceedings of the 5th international conference on Integrated Formal Methods
| Hi-index | 0.01 |