An efficient scheduling algorithm based on multi-frequency tam for SOC testing

Authors:
Jiann-Chyi Rau;Po-Han Wu;Jia-Shing Ma
Affiliations:
Department of Electrical Engineering, Tamkang University, Taipei County, Taiwan, R.O.C.;Department of Electrical Engineering, Tamkang University, Taipei County, Taiwan, R.O.C.;Department of Electrical Engineering, Tamkang University, Taipei County, Taiwan, R.O.C.
Venue:
WSEAS Transactions on Circuits and Systems
Year:
2008

Citing 17
Cited 0

Reuse methodology manual: for system-on-a-chip designs

Reuse methodology manual: for system-on-a-chip designs
Introducing Core-Based System Design

IEEE Design & Test
Test Requirements for Embedded Core-Based Systems and IEEE P1500

Proceedings of the IEEE International Test Conference
Scan chain design for test time reduction in core-based ICs

ITC '98 Proceedings of the 1998 IEEE International Test Conference
A structured test re-use methodology for core-based system chips

ITC '98 Proceedings of the 1998 IEEE International Test Conference
Testing embedded-core based system chips

ITC '98 Proceedings of the 1998 IEEE International Test Conference
A structured and scalable mechanism for test access to embedded reusable cores

ITC '98 Proceedings of the 1998 IEEE International Test Conference
Test wrapper and test access mechanism co-optimization for system-on-chip

Proceedings of the IEEE International Test Conference 2001
Test cost reduction for SOCs using virtual TAMs and lagrange multipliers

Proceedings of the 40th annual Design Automation Conference
Design and Optimization of Multi-level TAM Architectures for Hierarchical SOCs

VTS '03 Proceedings of the 21st IEEE VLSI Test Symposium
Optimal Core Wrapper Width Selection and SOC Test Scheduling Based on 3-D Bin Packing Algorithm

ITC '02 Proceedings of the 2002 IEEE International Test Conference
Effective and Efficient Test Architecture Design for SOCs

ITC '02 Proceedings of the 2002 IEEE International Test Conference
On Using Rectangle Packing for SOC Wrapper/TAM Co-Optimization

VTS '02 Proceedings of the 20th IEEE VLSI Test Symposium
Test Access Mechanism Optimization, Test Scheduling, and Tester Data Volume Reduction for System-on-Chip

IEEE Transactions on Computers
Efficient Modular Testing of SOCs Using Dual-Speed TAM Architectures

Proceedings of the conference on Design, automation and test in Europe - Volume 1
Multi-Frequency Test Access Mechanism Design for Modular SOC Testing

ATS '04 Proceedings of the 13th Asian Test Symposium
SOC test planning using virtual test access architectures

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

In recent years the advance of CMOS technology has led to a great development, especially on the complexity of the system-on-chip (SOC). As the development of circuit with different technology, the embedded cores embedded into system-on-chips (SOCs) usually have multi-frequency to drive it. In this paper, we present a heuristic approach of TAM optimization according to the reality and reduce the test application time. The proposed method is applicable to the design model with hierarchy SOCs. We pay the price in hardware overhead in order to decrease test application time.