Watermarking techniques for intellectual property protection
DAC '98 Proceedings of the 35th annual Design Automation Conference
Reuse methodology manual: for system-on-a-chip designs
Reuse methodology manual: for system-on-a-chip designs
An efficient reuse system for digital circuit design
DATE '99 Proceedings of the conference on Design, automation and test in Europe
Specification and validation of disstributed IP-based designs with JavaCAD
DATE '99 Proceedings of the conference on Design, automation and test in Europe
Proceedings of the 36th annual ACM/IEEE Design Automation Conference
ipChinook: an integrated IP-based design framework for distributed embedded systems
Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Virtual simulation of distributed IP-based designs
Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Effective iterative techniques for fingerprinting design IP
Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Reuse Techniques for VLSI Design
Reuse Techniques for VLSI Design
The Java Language Specification
The Java Language Specification
Security wrappers and power analysis for SoC technologies
Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Strategies for the integration of hardware and software IP components in embedded systems-on-chip
Integration, the VLSI Journal - Special issue: IP and design reuse
| Hi-index | 0.00 |
Design methodologies based on reuse of intellectual property (IP) components critically depend on techniques to protect IP ownership. IP protection is particularly challenging for hardware/software systems, where an IP core runs embedded software: both the software and the core are valuable IP that must be protected.We propose a new technique for protecting the IP of both processor cores and application software in hardware/software systems. Our approach is based on public-key cryptography and it has been implemented as a package in the JavaCAD distributed design and simulation environment [1].