picoJava-I: The Java Virtual Machine in Hardware

Authors:
J. Michael O'Connor;Marc Tremblay
Affiliations:
-;-
Venue:
IEEE Micro
Year:
1997

Citing 2
Cited 35

Java Virtual Machine Specification

Java Virtual Machine Specification
The Java Language Specification

The Java Language Specification

Using complete system simulation to characterize SPECjvm98 benchmarks

Proceedings of the 14th international conference on Supercomputing
Hardware/software IP protection

Proceedings of the 37th Annual Design Automation Conference
Allowing for ILP in an embedded Java processor

Proceedings of the 27th annual international symposium on Computer architecture
Java Runtime Systems: Characterization and Architectural Implications

IEEE Transactions on Computers
Techniques for obtaining high performance in Java programs

ACM Computing Surveys (CSUR)
Evaluation of processor code efficiency for embedded systems

ICS '01 Proceedings of the 15th international conference on Supercomputing
Improving Java performance using hardware translation

ICS '01 Proceedings of the 15th international conference on Supercomputing
An analytical POC stack operations folding for continuous and discontinuous Java bytecodes

Journal of Systems Architecture: the EUROMICRO Journal
MASSC: A Generic Architecture for Multiapplication Smart Cards

IEEE Micro
Java Bytecode Optimization with Advanced Instruction Folding Mechanism

ISHPC '00 Proceedings of the Third International Symposium on High Performance Computing
Exploiting Java Bytecode Parallelism by Enhanced POC Folding Model (Research Note)

Euro-Par '00 Proceedings from the 6th International Euro-Par Conference on Parallel Processing
An Advanced Instruction Folding Mechanism for a Stackless Java Processor

ICCD '00 Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors
Compiling lazy functional programs for the Java Virtual Machine

Journal of Functional Programming
A VLIW low power Java processor for embedded applications

SBCCI '04 Proceedings of the 17th symposium on Integrated circuits and system design
A general framework to build new CPUs by mapping abstract machine code to instruction level parallel execution hardware

ACM SIGARCH Computer Architecture News - Special issue: dasCMP'05
Cache performance impacts for stack machines in embedded systems

SBCCI '06 Proceedings of the 19th annual symposium on Integrated circuits and systems design
An object-aware memory architecture

Science of Computer Programming - Special issue on five perspectives on modern memory management: Systems, hardware and theory
Exact roots for a real-time garbage collector

JTRES '06 Proceedings of the 4th international workshop on Java technologies for real-time and embedded systems
WCET analysis for a Java processor

JTRES '06 Proceedings of the 4th international workshop on Java technologies for real-time and embedded systems
Architecture for object-oriented programming languages

JTRES '07 Proceedings of the 5th international workshop on Java technologies for real-time and embedded systems
picoJava-II in an FPGA

JTRES '07 Proceedings of the 5th international workshop on Java technologies for real-time and embedded systems
A Java processor architecture for embedded real-time systems

Journal of Systems Architecture: the EUROMICRO Journal
Cache-aware cross-profiling for java processors

CASES '08 Proceedings of the 2008 international conference on Compilers, architectures and synthesis for embedded systems
Exploiting an abstract-machine-based framework in the design of a Java ILP processor

Journal of Systems Architecture: the EUROMICRO Journal
An embedded implementation of the Common Language Infrastructure

Journal of Systems Architecture: the EUROMICRO Journal
Time-predictable computer architecture

EURASIP Journal on Embedded Systems - FPGA supercomputing platforms, architectures, and techniques for accelerating computationally complex algorithms
Cross-profiling for Java processors

Software—Practice & Experience
An object-aware memory architecture

An object-aware memory architecture
Worst-case execution time analysis for a Java processor

Software—Practice & Experience
An instruction folding solution to a java processor

NPC'07 Proceedings of the 2007 IFIP international conference on Network and parallel computing
Exploiting dataflow to extract java instruction level parallelism on a tag-based multi-issue semi in-order (TMSI) processor

IPDPS'06 Proceedings of the 20th international conference on Parallel and distributed processing
Portable worst-case execution time analysis using Java byte code

Euromicro-RTS'00 Proceedings of the 12th Euromicro conference on Real-time systems
A novel JAVA processor for embedded devices

SAMOS'05 Proceedings of the 5th international conference on Embedded Computer Systems: architectures, Modeling, and Simulation
Advantages of java processors in cache performance and power for embedded applications

SAMOS'06 Proceedings of the 6th international conference on Embedded Computer Systems: architectures, Modeling, and Simulation
HISC: A computer architecture using operand descriptor

Computers and Electrical Engineering

Quantified Score

Hi-index	0.00

Visualization

Abstract

picoJava驴-I is a small, flexible microprocessor core designed to directly execute Java驴 bytecodes. The primary goal of this core is to enable chips with the best price/performance solution for running Java applications on a broad class of devices. The picoJava-I core provides between five to twenty times better performance than other means of Java execution. The design of picoJava-I is influenced by many characteristics of the Java language and the Java Virtual Machine驴. These influences are discussed, the microarchitecture is presented, and the resulting performance is described.