Design on operator-based reconfigurable hardware architecture and cell circuit

Authors:
Min Xie;Youren Wang;Li Wang;Yuan Zhang
Affiliations:
College of Automation and Engineering, Nanjing University of Aeronautics and Astronautics, Nanjing, China;College of Automation and Engineering, Nanjing University of Aeronautics and Astronautics, Nanjing, China;College of Automation and Engineering, Nanjing University of Aeronautics and Astronautics, Nanjing, China;College of Automation and Engineering, Nanjing University of Aeronautics and Astronautics, Nanjing, China
Venue:
ICES'07 Proceedings of the 7th international conference on Evolvable systems: from biology to hardware
Year:
2007

Citing 3
Cited 0

MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications

IEEE Transactions on Computers
RaPiD - Reconfigurable Pipelined Datapath

FPL '96 Proceedings of the 6th International Workshop on Field-Programmable Logic, Smart Applications, New Paradigms and Compilers
Measuring the gap between FPGAs and ASICs

Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays

Quantified Score

Hi-index	0.00

Visualization

Abstract

Due to the generic and highly programmable nature, gate-based FPGA provides the ability to implement a wide range of application. However, its small cell and complex interconnection network cause problems of low hardware resource utilization ratio and long interconnection time-delay in compute-intensive information processing field. PMAC (Programmable Multiply-Add Cell) presented in this article ensures high-speed and flexibility by adding much programmability to the multiply-add structure. PMAC array architecture resolves these problems and greatly increases resource utilization ratio and the efficiency of information processing. By establishing PMAC model and simulating, PMAC array is actualized on the VirtexII Pro series XC2VP100 device. By implementing FFT butterfly operation and 4th order FIR on PMAC array, flexibility and correctness of the architecture are proved. The results have also shown to have an average increase of 28.3% in resource utilization ratio and decrease of 15.5% in interconnection time-delay.