Real-time, unobtrusive, and efficient program execution tracing with stream caches and last stream predictors

Authors:
Vladimir Uzelac;Aleksandar Milenković;Milena Milenković;Martin Burtscher
Affiliations:
ECE Department, The University of Alabama in Huntsville;ECE Department, The University of Alabama in Huntsville;IBM, Austin, Texas;ICES, The University of Texas at Austin
Venue:
ICCD'09 Proceedings of the 2009 IEEE international conference on Computer design
Year:
2009

Citing 4
Cited 2

SimpleScalar: An Infrastructure for Computer System Modeling

Computer
MiBench: A free, commercially representative embedded benchmark suite

WWC '01 Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop
Algorithms and Hardware Structures for Unobtrusive Real-Time Compression of Instruction and Data Address Traces

DCC '07 Proceedings of the 2007 Data Compression Conference
An embedded infrastructure of debug and trace interface for the DSP platform

Proceedings of the 45th annual Design Automation Conference

Real-time unobtrusive program execution trace compression using branch predictor events

CASES '10 Proceedings of the 2010 international conference on Compilers, architectures and synthesis for embedded systems
Hardware-based data value and address trace filtering techniques

CASES '10 Proceedings of the 2010 international conference on Compilers, architectures and synthesis for embedded systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper introduces a new hardware mechanism for capturing and compressing program execution traces unobtrusively in real-time. The proposed mechanism is based on two structures called stream cache and last stream predictor. We explore the effectiveness of a trace module based on these structures and analyze the design space. We show that our trace module, with less than 600 bytes of state, achieves a trace-port bandwidth of 0.15 bits/instruction/processor, which is over six times better than state-of-the-art commercial designs.