Software defined radio architecture using a multicasting network-on-chip

Authors:
Woojoon Lee;Shuang Zhao;Xiaofang Zhou;Gerald E. Sobelman
Affiliations:
Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN;State Key Lab of ASIC and System, Fudan University, Shanghai, China;State Key Lab of ASIC and System, Fudan University, Shanghai, China;Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN
Venue:
ICICS'09 Proceedings of the 7th international conference on Information, communications and signal processing
Year:
2009

Citing 5
Cited 0

Route packets, not wires: on-chip inteconnection networks

Proceedings of the 38th annual Design Automation Conference
Networks on Chips: A New SoC Paradigm

Computer
Interactive presentation: An FPGA based all-digital transmitter with radio frequency output for software defined radio

Proceedings of the conference on Design, automation and test in Europe
Towards software defined radios using coarse-grained reconfigurable hardware

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
IEEE 802.11 wireless LAN implemented on software defined radio with hybrid programmable architecture

IEEE Transactions on Wireless Communications

Quantified Score

Hi-index	0.00

Visualization

Abstract

Software Defined Radio (SDR) allows dynamically changing protocols and functions in order to provide flexible, multiple-standard services to users. A reconfigurable baseband architecture having a set of coarse-grained, heterogeneous execution units is one strategy which can meet this requirement. However, while we can integrate a large number of execution units onto a chip, conventional bus structures may not be able to support the amount of traffic between the functional units due to the shared nature of the bus. In this paper, an SDR baseband platform is mapped onto two different types of on-chip networks, a multicasting CDMA-based network and a conventional 2Dmesh network. Synthesis is performed for both cases using a 0.13 micron CMOS technology library and comparative results for performance and area are provided.