Towards software defined radios using coarse-grained reconfigurable hardware

Authors:
Gerard K. Rauwerda;Paul M. Heysters;Gerard J. M. Smit
Affiliations:
Recore Systems, Enschede, The Netherlands and University of Twente, Department of Electrical Engineering, Mathematics, and Computer Science, Enschede, The Netherlands;Recore Systems, Enschede, The Netherlands;Department of Electrical Engineering, Mathematics, and Computer Science, University of Twente, Enschede, The Netherlands
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Year:
0000

Citing 3
Cited 13

Power-efficient layered turbo decoder processor

Proceedings of the conference on Design, automation and test in Europe
WCDMA for UMTS: Radio Access for Third Generation Mobile Communications

WCDMA for UMTS: Radio Access for Third Generation Mobile Communications
A Flexible and Energy-Efficient Coarse-Grained Reconfigurable Architecture for Mobile Systems

The Journal of Supercomputing

Multi-core architectures and streaming applications

Proceedings of the 2008 international workshop on System level interconnect prediction
Software defined radio architecture using a multicasting network-on-chip

ICICS'09 Proceedings of the 7th international conference on Information, communications and signal processing
Design of low-complexity FFT processor for MIMO-OFDM based SDR systems

ICACT'10 Proceedings of the 12th international conference on Advanced communication technology
Scalable FFT processor for MIMO-OFDM based SDR systems

ISWPC'10 Proceedings of the 5th IEEE international conference on Wireless pervasive computing
Implementation of W-CDMA Cell Search on a Highly Parallel and Scalable MPSoC

Journal of Signal Processing Systems
An Area-efficient Non-uniform Filter Bank for Low Overhead Reconfiguration of Multi-standard Software Radio Channelizers

Journal of Signal Processing Systems
Mobile satellite reception with a virtual satellite dish based on a reconfigurable multi-processor architecture

Microprocessors & Microsystems
Deployment of Run-Time Reconfigurable Hardware Coprocessors Into Compute-Intensive Embedded Applications

Journal of Signal Processing Systems
Full length article: Cognitive Radio baseband processing on a reconfigurable platform

Physical Communication
BPR: fast FPGA placement and routing using macroblocks

Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
High-level design space and flexibility exploration for adaptive, energy-efficient WCDMA channel estimation architectures

International Journal of Reconfigurable Computing - Special issue on Selected Papers from the 2011 International Conference on Reconfigurable Computing and FPGAs (ReConFig 2011)
An on-chip network fabric supporting coarse-grained processor array

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Compiling Scilab to high performance embedded multicore systems

Microprocessors & Microsystems

Quantified Score

Hi-index	0.00

Towards software defined radios using coarse-grained reconfigurable hardware

Quantified Score

Visualization

Abstract