High-level design space and flexibility exploration for adaptive, energy-efficient WCDMA channel estimation architectures

Authors:
Zoltán Endre Rákossy;Zheng Wang;Anupam Chattopadhyay
Affiliations:
Institute for Communication Technologies and Embedded Systems, RWTH Aachen University, Aachen, Germany;Institute for Communication Technologies and Embedded Systems, RWTH Aachen University, Aachen, Germany;Institute for Communication Technologies and Embedded Systems, RWTH Aachen University, Aachen, Germany
Venue:
International Journal of Reconfigurable Computing - Special issue on Selected Papers from the 2011 International Conference on Reconfigurable Computing and FPGAs (ReConFig 2011)
Year:
2012

Citing 21
Cited 0

MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications

IEEE Transactions on Computers
Efficient VLSI Architectures for Multiuser Channel Estimation in Wireless Base-Station Receivers

Journal of VLSI Signal Processing Systems
Baring It All to Software: Raw Machines

Computer
The Density Advantage of Configurable Computing

Computer
High-Level State Machine Specification and Synthesis

ICCD '92 Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors
RaPiD - Reconfigurable Pipelined Datapath

FPL '96 Proceedings of the 6th International Workshop on Field-Programmable Logic, Smart Applications, New Paradigms and Compilers
Describing instruction set processors using nML

EDTC '95 Proceedings of the 1995 European conference on Design and Test
The Imagine Stream Processor

ICCD '02 Proceedings of the 2002 IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD'02)
Architecture Exploration for a Reconfigurable Architecture Template

IEEE Design & Test
SODA: A Low-power Architecture For Software Radio

Proceedings of the 33rd annual international symposium on Computer Architecture
Vector processing as an enabler for software-defined radio in handheld devices

EURASIP Journal on Applied Signal Processing
The sandbridge SB3011 platform

EURASIP Journal on Embedded Systems
Towards software defined radios using coarse-grained reconfigurable hardware

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A Coarse-Grained Array Accelerator for Software-Defined Radio Baseband Processing

IEEE Micro
A design flow for architecture exploration and implementation of partially reconfigurable processors

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A reconfigurable ASIP for convolutional and turbo decoding in an SDR environment

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Iris: an architecture for cognitive radio networking testbeds

IEEE Communications Magazine
A scalable VLSI architecture for soft-input soft-output depth-first sphere decoding

IEEE Transactions on Circuits and Systems II: Express Briefs
Real-time algorithms and architectures for multiuser channel estimation and detection in wireless base-station receivers

IEEE Transactions on Wireless Communications
Performance comparisons of channel estimation techniques in multipath fading CDMA

IEEE Transactions on Wireless Communications
FLEXDET: Flexible, Efficient Multi-Mode MIMO Detection Using Reconfigurable ASIP

FCCM '12 Proceedings of the 2012 IEEE 20th International Symposium on Field-Programmable Custom Computing Machines

Quantified Score

Hi-index	0.00

Visualization

Abstract

Due to the fast changing wireless communication standards coupled with strict performance constraints, the demand for flexible yet high-performance architectures is increasing. To tackle the flexibility requirement, software-defined radio (SDR) is emerging as an obvious solution, where the underlying hardware implementation is tuned via software layers to the varied standards depending on power-performance and quality requirements leading to adaptable, cognitive radio. In this paper, we conduct a case study for representatives of two complexity classes of WCDMA channel estimation algorithms and explore the effect of flexibility on energy efficiency using different implementation options. Furthermore, we propose new design guidelines for both highly specialized architectures and highly flexible architectures using high-level synthesis, to enable the required performance and flexibility to support multiple applications. Our experiments with various design points show that the resulting architectures meet the performance constraints of WCDMA and a wide range of options are offered for tuning such architectures depending on power/performance/area constraints of SDR.