Power-efficient layered turbo decoder processor

Authors:
J. Dielissen;J. van Meerbergen;M. Bekooij;F. Harmsze;S. Sawitzki;J. Huisken;A. van der Werf
Affiliations:
Philips Research, Prof. Holstlaan 4, 5656 AA Eindhoven, The Netherlands and Technical University Eindhoven;Philips Research, Prof. Holstlaan 4, 5656 AA Eindhoven, The Netherlands and Technical University Eindhoven;Philips Research, Prof. Holstlaan 4, 5656 AA Eindhoven, The Netherlands;Philips Research, Prof. Holstlaan 4, 5656 AA Eindhoven, The Netherlands;Technical University Dresden;Philips Research, Prof. Holstlaan 4, 5656 AA Eindhoven, The Netherlands;Philips Research, Prof. Holstlaan 4, 5656 AA Eindhoven, The Netherlands
Venue:
Proceedings of the conference on Design, automation and test in Europe
Year:
2001

PHIDEO: high-level synthesis for high throughput applications

Journal of VLSI Signal Processing Systems - Special issue on design environments for DSP
VLSI architectures for turbo codes

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Towards software defined radios using coarse-grained reconfigurable hardware

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Software defined radio – a high performance embedded challenge

HiPEAC'05 Proceedings of the First international conference on High Performance Embedded Architectures and Compilers

Hi-index	0.00