Multi-core architectures and streaming applications

Authors:
Gerard J.M. Smit;André B.J. Kokkeler;Pascal T. Wolkotte;Marcel D. van de Burgwal
Affiliations:
University of Twente, Enschede, Netherlands;University of Twente, Enschede, Netherlands;University of Twente, Enschede, Netherlands;University of Twente, Enschede, Netherlands
Venue:
Proceedings of the 2008 international workshop on System level interconnect prediction
Year:
2008

Citing 5
Cited 7

PACT XPP—A Self-Reconfigurable Data Processing Architecture

The Journal of Supercomputing
Mapping of DSP Algorithms on the MONTIUM Architecture

IPDPS '03 Proceedings of the 17th International Symposium on Parallel and Distributed Processing
Stream Processors: Progammability and Efficiency

Queue - DSPs
An Energy-Efficient Reconfigurable Circuit-Switched Network-on-Chip

IPDPS '05 Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Workshop 3 - Volume 04
Towards software defined radios using coarse-grained reconfigurable hardware

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Efficient Heuristics for Minimizing Communication Overhead in NoC-based Heterogeneous MPSoC Platforms

RSP '09 Proceedings of the 2009 IEEE/IFIP International Symposium on Rapid System Prototyping
Non-power-of-two FFTs: exploring the flexibility of the montium TP

International Journal of Reconfigurable Computing
Communication-aware heuristics for run-time task mapping on NoC-based MPSoC platforms

Journal of Systems Architecture: the EUROMICRO Journal
Design of a cache hierarchy for LogN and LogN+1 model for multi-level cache system for multi-core processors

Proceedings of the 7th International Conference on Frontiers of Information Technology
Boosting parallel applications performance on applying DIM technique in a multiprocessing environment

International Journal of Reconfigurable Computing - Special issue on selected papers from the 17th reconfigurable architectures workshop (RAW2010)
Mobile satellite reception with a virtual satellite dish based on a reconfigurable multi-processor architecture

Microprocessors & Microsystems
Full length article: Cognitive Radio baseband processing on a reconfigurable platform

Physical Communication

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper we focus on algorithms and reconfigurable multi-core architectures for streaming digital signal processing (DSP) applications. The multi-core concept has a number of advantages: (1) depending on the requirements more or fewer cores can be switched on/off, (2) the multi-core structure fits well to future process technologies, more cores will be available in advanced process technologies, but the complexity per core does not increase, (3) the multi-core concept is fault tolerant, faulty cores can be discarded and (4) multiple cores can be configured fast in parallel. Because in our approach processing and memory are combined in the cores, tasks can be executed efficiently on cores (locality of reference). There are a number of application domains that can be considered as streaming DSP applications: for example wireless baseband processing (for HiperLAN/2, WiMax, DAB, DRM, and DVB), multimedia processing (e.g. MPEG, MP3 coding/decoding), medical image processing, colour image processing, sensor processing (e.g. remote surveillance cameras) and phased array radar systems. In this paper the key characteristics of streaming DSP applications are highlighted, and the characteristics of the processing architectures to efficiently support these types of applications are addressed. We present the initial results of the Annabelle chip that we designed with our approach.