Scalable FFT processor for MIMO-OFDM based SDR systems

Authors:
Gijung Yang;Yunho Jung
Affiliations:
School of Electronics, Telecommunications, and Computer Engineering, Korea Aerospace University, Goyang-city, Gyeonggi-do, Korea;School of Electronics, Telecommunications, and Computer Engineering, Korea Aerospace University, Goyang-city, Gyeonggi-do, Korea
Venue:
ISWPC'10 Proceedings of the 5th IEEE international conference on Wireless pervasive computing
Year:
2010

Citing 6
Cited 0

A New Approach to Pipeline FFT Processor

IPPS '96 Proceedings of the 10th International Parallel Processing Symposium
Towards software defined radios using coarse-grained reconfigurable hardware

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
IEEE 802.11 wireless LAN implemented on software defined radio with hybrid programmable architecture

IEEE Transactions on Wireless Communications
New efficient FFT algorithm and pipeline implementation results for OFDM/DMT applications

IEEE Transactions on Consumer Electronics
A fourth-generation MIMO-OFDM broadband wireless system: design, performance, and field trial results

IEEE Communications Magazine
The software radio architecture

IEEE Communications Magazine

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, an area-efficient FFT processor is proposed for MIMO-OFDM based SDR systems. The proposed scalable FFT processor can support the variable length of 64, 128, 512, 1024 and 2048. By reducing the required number of nontrivial multipliers with mixed-radix (MR) and multi-path delay commutator (MDC) architecture, the complexity of the proposed FFT processor is dramatically decreased. The proposed FFT processor was designed in hardware description language (HDL) and synthesized to gate-level circuits using 0.13µ CMOS standard cell library. With the proposed architecture, the gate count for the processor is 46K and the size of memory is 90Kbits, which are reduced by 59% and 39%, respectively, compared with those of the 4-channel radix-2 single-path delay feedback (R2SDF) FFT processor. Also, compared with 4-channel radix-2 MDC (R2MDC) FFT processor, it is confirmed that the gate count and memory size are reduced by 16.4% and 26.8%, respectively.