Hardware implementation of a cascade particle filter

  • Authors:
  • Hiroki Sugano;Ryusuke Miyamoto

  • Affiliations:
  • Kyoto University, Dept. of Communications and Computer Eng., Sakyo, Kyoto, Japan;Nara Institute of Science and Technology, Dept. of Information Systems, Ikoma, Nara, Japan

  • Venue:
  • ICIP'09 Proceedings of the 16th IEEE international conference on Image processing
  • Year:
  • 2009

Quantified Score

Hi-index 0.02

Visualization

Abstract

Recently, many researchers tackle accurate object recognition algorithms and many algorithms are proposed. However, these algorithms have some problems caused by variety of real environments such as a direction change of the object or its shading change. The new tracking algorithm, cascade particle filter, is proposed to fill such demands in real environments by constructing the object model while tracking the objects. We have been investigating to implement accurate object recognition on embedded systems in real-time. In order to apply the cascade particle filter to embedded applications such as surveillance, automotives, and robotics, a hardware accelerator is indispensable because of limitations in power consumption. In this paper we propose a hardware architecture of the cascade particle filter. With our implementation, both the accurate object recognition and real-time processing are possible at an embedded system.