Fault Injection for Dependability Validation: A Methodology and Some Applications
IEEE Transactions on Software Engineering
Reliable computer systems (2nd ed.): design and evaluation
Reliable computer systems (2nd ed.): design and evaluation
Impact of Deep Submicron Technology on Dependability of VLSI Circuits
DSN '02 Proceedings of the 2002 International Conference on Dependable Systems and Networks
CMOS Electronics: How It Works, How It Fails
CMOS Electronics: How It Works, How It Fails
| Hi-index | 0.00 |
Faults will be a great challenge in modern VLSI circuits. Different faults are injected into the VHDL model of a commercial microcontroller and their effects have been compared. Bridging fault and stuck-at faults are injected. The methodology used is VHDL based fault injection technique, which allows an exhaustive analysis of the influence of different fault models and system parameters. Fault models are used at logic and RTL levels. From the simulation result, the occurrences of failures and have been found out. Fault coverage and test coverage are found out using DFT compiler and Tetramax tool.