Comparison of Physical and Software-Implemented Fault Injection Techniques
IEEE Transactions on Computers
Enabling on-chip diversity through architectural communication design
Proceedings of the 2004 Asia and South Pacific Design Automation Conference
Commercial Fault Tolerance: A Tale of Two Systems
IEEE Transactions on Dependable and Secure Computing
Assessing Fault Sensitivity in MPI Applications
Proceedings of the 2004 ACM/IEEE conference on Supercomputing
A Maintenance-Oriented Fault Model for the DECOS Integrated Diagnostic Architecture
IPDPS '05 Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Workshop 2 - Volume 03
QoS modelling and analysis with UML-statecharts: the StoCharts approach
ACM SIGMETRICS Performance Evaluation Review
CAD for nanometer silicon design challenges and success
IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Nanoelectronic circuits and systems
ISQED '06 Proceedings of the 7th International Symposium on Quality Electronic Design
Computation and communication refinement for multiprocessor SoC design: A system-level perspective
Proceedings of the 41st annual Design Automation Conference
Proceedings of the 17th ACM Great Lakes symposium on VLSI
Online Diagnosis and Recovery: On the Choice and Impact of Tuning Parameters
IEEE Transactions on Dependable and Secure Computing
An empirical study of memory hardware errors in a server farm
HotDep'07 Proceedings of the 3rd workshop on on Hot Topics in System Dependability
Techniques for Efficient Software Checking
Languages and Compilers for Parallel Computing
Enhancement of fault injection techniques based on the modification of VHDL code
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Dependability assessment of by-wire control systems using fault injection
Journal of Systems Architecture: the EUROMICRO Journal
Analysis of system bus transaction vulnerability in systemC TLM design platform
CEA'09 Proceedings of the 3rd WSEAS international conference on Computer engineering and applications
Reducing the costs of large-scale BFT replication
LADIS '08 Proceedings of the 2nd Workshop on Large-Scale Distributed Systems and Middleware
Reliable data path design of VLIW processor cores with comprehensive error-coverage assessment
Microprocessors & Microsystems
Providing dependable services with unreliable SoCs: the DECOS approach
Proceedings of the 12th Monterey conference on Reliable systems on unreliable networked platforms
Injecting various faults for the dependability validation of commercial microcontrollers
ICNVS'10 Proceedings of the 12th international conference on Networking, VLSI and signal processing
A realistic evaluation of memory hardware errors and software system susceptibility
USENIXATC'10 Proceedings of the 2010 USENIX conference on USENIX annual technical conference
IVF: characterizing the vulnerability of microprocessor structures to intermittent faults
Proceedings of the Conference on Design, Automation and Test in Europe
Boosting software fault injection for dependability analysis of real-time embedded applications
ACM Transactions on Embedded Computing Systems (TECS)
Cycles, cells and platters: an empirical analysisof hardware failures on a million consumer PCs
Proceedings of the sixth conference on Computer systems
Embedded Systems Design
Impact of faults in combinational logic of commercial microcontrollers
EDCC'05 Proceedings of the 5th European conference on Dependable Computing
TTA supported service availability
ISAS'05 Proceedings of the Second international conference on Service Availability
A study of DRAM failures in the field
SC '12 Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis
A novel intermittent fault Markov model for deep sub-micron processors
Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSI
Physical-defect modeling and optimization for fault-insertion test
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
IVF: characterizing the vulnerability of microprocessor structures to intermittent faults
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
UDSM trends comparison: from technology roadmap to UltraSparc Niagara2
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Feng shui of supercomputer memory: positional effects in DRAM and SRAM faults
SC '13 Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis
| Hi-index | 0.00 |
Advances in semiconductor technology have led to impressive performance gains of VLSI circuits, in general, and microprocessors, in particular. However, smaller transistor and interconnect dimensions, lower power voltages, and higher operating frequencies havecontributed to increased rates of occurrence of transient and intermittent faults. In this paper we address the impact of deep submicron technology on permanent, transient and intermittent classes of faults, and discuss the main trends in circuit dependability. Two case studies exemplify this analysis. The first one deals with intermittent faults induced by manufacturing residuals. The second case study shows that transients generated by timing violations are capable of silently corrupting data. It is concluded that semiconductor industry is approaching a new stage in the design and manufacturing of VLSI circuits. Fault-tolerance features, specific to custom designed computers, have to be integrated into commercial-off-the-shelf (COTS) VLSI systems in the future, in order to preserve data integrity and limit the impact of transient and intermittent faults.