A novel hardware architecture for rapid object detection based on adaboost algorithm
ISVC'10 Proceedings of the 6th international conference on Advances in visual computing - Volume Part III
Face detection system for SVGA source with hecto-scale frame rate on FPGA board
Microprocessors & Microsystems
Custom memory architecture for multi-core implementation of face detection algorithm
Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSI
Journal of Parallel and Distributed Computing
Journal of Real-Time Image Processing
Hi-index | 0.00 |
Face detection is an important aspect for biometrics, video surveillance and human computer interaction. We present a multi-GPU implementation of the Viola-Jones face detection algorithm that meets the performance of the fastest known FPGA implementation. The GPU design offers far lower development costs, but the FPGA implementation consumes less power. We discuss the performance programming required to realize our design, and describe future research directions.