A low-power digitally-programmable variable gain amplifier in 65 nm CMOS

Authors:
Amir Zjajo;Mingxin Song
Affiliations:
Delft University of Technology, Delft, Netherlands;Harbin University of Science and Technology, Harbin, China
Venue:
Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design
Year:
2010

Citing 3
Cited 0

An On-Chip Spectrum Analyzer for Analog Built-In Testing

Journal of Electronic Testing: Theory and Applications
A design-for-digital-testability circuit structure for Σ-Δ modulators

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A CMOS VGA with DC offset cancellation for direct-conversion receivers

IEEE Transactions on Circuits and Systems Part I: Regular Papers

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper reports a new topology for a switched-capacitor variable gain amplifier (SC-VGA), which allows discrete-time periodic analog signal generation and in essence fulfils the function of the D/A converter. The proposed circuit exploits a pipelined, cascaded gain stages, which leads to simpler circuit implementation, lower power consumption and reduced kT/C noise, compared to the conventional implementation. The method has the attributes of digital programming and control capability, robustness and reduced area overhead. The two-stage SC-VGA has been fabricated in standard single poly, 65-nm CMOS with the core area of 0.17 mm2 and shows the maximum gain variation of 70 dB and 81 dB linear range, while consuming 11 mW.