A dynamically reconfigurable computing model for video processing applications

Authors:
G. Alonzo Vera;Daniel Llamocca;Marios S. Pattichis;James Lyke
Affiliations:
The University of New Mexico, Department of Electrical and Computer Engineering, Albuquerque, New Mexico;The University of New Mexico, Department of Electrical and Computer Engineering, Albuquerque, New Mexico;The University of New Mexico, Department of Electrical and Computer Engineering, Albuquerque, New Mexico;Space Electronics Branch, Space Vehicles Directorate, Air Force Research Laboratory, Albuquerque, New Mexico
Venue:
Asilomar'09 Proceedings of the 43rd Asilomar conference on Signals, systems and computers
Year:
2009

Citing 9
Cited 1

Configuration prefetch for single context reconfigurable coprocessors

FPGA '98 Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays
How to Use High Speed Reconfigurable FPGA for Real Time Image Processing?

CAMP '00 Proceedings of the Fifth IEEE International Workshop on Computer Architectures for Machine Perception (CAMP'00)
The Chimaera reconfigurable functional unit

FCCM '97 Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines
Garp: a MIPS processor with a reconfigurable coprocessor

FCCM '97 Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines
Configuration Compression for the Xilinx XC6200 FPGA

FCCM '98 Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines
Configuration Caching Management Techniques for Reconfigurable Computing

FCCM '00 Proceedings of the 2000 IEEE Symposium on Field-Programmable Custom Computing Machines
Reducing the Power Consumption in FPGAs with Keeping a High Performance Level

WVLSI '00 Proceedings of the IEEE Computer Society Annual Workshop on VLSI (WVLSI'00)
A dynamic arithmetic architecture: precision, power and performance considerations

A dynamic arithmetic architecture: precision, power and performance considerations
A multiprocessor self-reconfigurable JPEG2000 encoder

IPDPS '09 Proceedings of the 2009 IEEE International Symposium on Parallel&Distributed Processing

Partial reconfigurable fir filtering system using distributed arithmetic

International Journal of Reconfigurable Computing - Special issue on selected papers from ReconFig 2009 International conference on reconfigurable computing and FPGAs (ReconFig 2009)

Quantified Score

Hi-index	0.00

Visualization

Abstract

We introduce an idealized dynamically reconfigurable computing model that is suitable for applications in video processing applications. Dynamically reconfigurable computing is characterized by a dynamic data path which has been made possible with the partial reconfiguration feature available in modern FPGA devices. Dynamically reconfigurable computing design leads to a multi-objective optimization model with constraints on power, performance and resources. We provide a review of recent reconfigurable computing applications reported by different groups and propose a new model for dynamically reconfigurable video processing applications. We provide model measurements for reconfiguration time overhead, static and reconfiguration power consumption.