High speed VLSI architecture for general linear feedback shift register (LFSR) structures

Authors:
Chao Cheng;Keshab K. Parhi
Affiliations:
Dept. of Electrical & Computer Engr., University of Minnesota, Minneapolis, MN;Dept. of Electrical & Computer Engr., University of Minnesota, Minneapolis, MN
Venue:
Asilomar'09 Proceedings of the 43rd Asilomar conference on Signals, systems and computers
Year:
2009

Citing 3
Cited 0

A Tutorial on CRC Computations

IEEE Micro
High-speed architectures for parallel long BCH encoders

Proceedings of the 14th ACM Great Lakes symposium on VLSI
Parallel CRC realization

IEEE Transactions on Computers

Quantified Score

Hi-index	0.00

Visualization

Abstract

Based on previous three-step high-speed VLSI architecture for LFSR structures, this paper proposes an improved three-step LFSR architecture with both higher hardware efficiency and speed. Generator polynomials for the first and third steps are constructed with iterative small length polynomials, which can in turn be easily handled by proposed look-ahead pipelining algorithm. A new scheme is also proposed for cutting down the iteration bound of the LFSR structure in the second step. This architecture can be applied to any LFSR structure for high-speed parallel implementation. For example, for the parallel BCH (8191, 7684) encoder with different unfolding factors J from 8 to 32, the proposed design can achieve speedup of 2.83% to 15.78% and XOR gates savings of 9.67% to 26.28%.