On the Effects of Process Variation in Network-on-Chip Architectures

Authors:
Chrysostomos Nicopoulos;Suresh Srinivasan;Aditya Yanamandra;Dongkook Park;Vijaykrishnan Narayanan;Chita R. Das;Mary J. Irwin
Affiliations:
University of Cyprus, Nicosia;Intel Corp., Bangalore;Pennsylvania State University, University Park;Intel Corp., Bangalore;Pennsylvania State University, University Park;Pennsylvania State University, University Park;Pennsylvania State University, University Park
Venue:
IEEE Transactions on Dependable and Secure Computing
Year:
2010

Citing 0
Cited 11

Improving the Performance of GALS-Based NoCs in the Presence of Process Variation

NOCS '10 Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip
Characterizing the impact of process variation on 45 nm NoC-based CMPs

Journal of Parallel and Distributed Computing
Process variation-aware routing in NoC based multicores

Proceedings of the 48th Design Automation Conference
Enabling system-level modeling of variation-induced faults in networks-on-chips

Proceedings of the 48th Design Automation Conference
BOFAR: buffer occupancy factor based adaptive router for mesh NoCs

Proceedings of the 4th International Workshop on Network on Chip Architectures
Self-Calibrating Source Synchronous Communication for Delay Variation Tolerant GALS Network-on-Chip Design

International Journal of Embedded and Real-Time Communication Systems
NoCAlert: An On-Line and Real-Time Fault Detection Mechanism for Network-on-Chip Architectures

MICRO-45 Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture
NBTI-aware design of NoC buffers

Proceedings of the 2013 Interconnection Network Architecture: On-Chip, Multi-Chip
Sensor-wise methodology to face NBTI stress of NoC buffers

Proceedings of the Conference on Design, Automation and Test in Europe
NISHA: A fault-tolerant NoC router enabling deadlock-free Interconnection of Subnets in Hierarchical Architectures

Journal of Systems Architecture: the EUROMICRO Journal
Explicit Java control of low-power heterogeneous parallel processing in the ToucHMore project

Proceedings of the 11th International Workshop on Java Technologies for Real-time and Embedded Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

The advent of diminutive technology feature sizes has led to escalating transistor densities. Burgeoning transistor counts are casting a dark shadow on modern chip design: global interconnect delays are dominating gate delays and affecting overall system performance. Networks-on-Chip (NoC) are viewed as a viable solution to this problem because of their scalability and optimized electrical properties. However, on-chip routers are susceptible to another artifact of deep submicron technology, Process Variation (PV). PV is a consequence of manufacturing imperfections, which may lead to degraded performance and even erroneous behavior. In this work, we present the first comprehensive evaluation of NoC susceptibility to PV effects, and we propose an array of architectural improvements in the form of a new router design—called SturdiSwitch—to increase resiliency to these effects. Through extensive reengineering of critical components, SturdiSwitch provides increased immunity to PV while improving performance and increasing area and power efficiency.