IBM system z10 open systems adapter ethernet data router

Authors:
H. M. Haynie;J. M. Turner;J. C. Hanscom;M. Cadigan;N. Hadzic;D. Di Genova;J. Aylward;S. W. Salisbury;P. Sciuto;T. D. Needham;C. E. Bubb;R. B. Tremaine
Affiliations:
IBM Systems and Technology Group, Poughkeepsie, New York;IBM Systems and Technology Group, Poughkeepsie, New York;IBM Systems and Technology Group, Poughkeepsie, New York;IBM Systems and Technology Group, Poughkeepsie, New York;IBM Systems and Technology Group, Poughkeepsie, New York;IBM Systems and Technology Group, Poughkeepsie, New York;IBM Systems and Technology Group, Poughkeepsie, New York;IBM Systems and Technology Group, Poughkeepsie, New York;IBM Systems and Technology Group, Poughkeepsie, New York;IBM Systems and Technology Group, Poughkeepsie, New York;IBM Systems and Technology Group, Poughkeepsie, New York;IBM Systems and Technology Group, Poughkeepsie, New York
Venue:
IBM Journal of Research and Development
Year:
2009

Citing 5
Cited 4

A Practical Introduction to PSL (Series on Integrated Circuits and Systems)

A Practical Introduction to PSL (Series on Integrated Circuits and Systems)
Architecture for a Hardware-Based, TCP/IP Content-Processing System

IEEE Micro
IBM eServer z900 I/O subsystem

IBM Journal of Research and Development
zSeries features for optimized sockets-based messaging: HiperSockets and OSA-express

IBM Journal of Research and Development
Packaging design of the IBM system z10 enterprise class platform central electronic complex

IBM Journal of Research and Development

IBM system z10 I/O subsystem

IBM Journal of Research and Development
SRAM-DRAM hybrid memory with applications to efficient register files in fine-grained multi-threading

Proceedings of the 38th annual international symposium on Computer architecture
Overview of IBM zEnterprise 196 I/O subsystem with focus on new PCI express infrastructure

IBM Journal of Research and Development
An energy-efficient and scalable eDRAM-based register file architecture for GPGPU

Proceedings of the 40th Annual International Symposium on Computer Architecture

Quantified Score

Hi-index	0.00

Visualization

Abstract

The IBM Open Systems Adapter (OSA) is a family of integrated hardware features that enables direct connection between IBM System z10™ hosts and clients on local area networks (LANs). The OSA provides a virtual interface to the LAN that may be shared by hundreds of host operating systems. The newest OSA generation employs a hardware-based Ethernet virtualization offload engine to significantly increase throughput and reduce latency in line with the latest 1-Gb and 10-Gb Ethernet adapters. The router is embodied in the OSA Ethernet data router ASIC (application-specific integrated circuit) chipset and is packaged in several configurations. This paper describes the function of the OSA Ethernet data router, its hardware architecture, and the implementation of the design.