Scheduling with optimized communication for time-triggered embedded systems
CODES '99 Proceedings of the seventh international workshop on Hardware/software codesign
Off-line scheduling of a real-time system
SAC '98 Proceedings of the 1998 ACM symposium on Applied Computing
The Real-Time Specification for Java
The Real-Time Specification for Java
Scheduling Distributed Real-Time Systems by Satisfiability Checking
RTCSA '05 Proceedings of the 11th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications
Modelling and Exploration Environment for Application Specific Multiprocessor Systems
HASE '07 Proceedings of the 10th IEEE High Assurance Systems Engineering Symposium
A Java processor architecture for embedded real-time systems
Journal of Systems Architecture: the EUROMICRO Journal
Multiprocessors and the Real-Time Specification for Java
ISORC '08 Proceedings of the 2008 11th IEEE Symposium on Object Oriented Real-Time Distributed Computing
A real-time Java chip-multiprocessor
ACM Transactions on Embedded Computing Systems (TECS)
A Hardware Abstraction Layer in Java
ACM Transactions on Embedded Computing Systems (TECS)
Safety-critical Java with cyclic executives on chip-multiprocessors
Concurrency and Computation: Practice & Experience
Hi-index | 0.00 |
Chip-multiprocessors offer increased processing power at a low cost. However, in order to use them for real-time systems, tasks have to be scheduled efficiently and predictably. It is well-known that finding optimal schedules is a computationally hard problem. In this paper, we present a solution, that uses model checking to find a static schedule, if one exists at all, which gives an implementation of a table driven multiprocessor scheduler. To evaluate the proposed cyclic executive for multiprocessors we have implemented it in the context of safety-critical Java on a Java processor.