Safety-critical Java with cyclic executives on chip-multiprocessors

Authors:
Anders P. Ravn;Martin Schoeberl
Affiliations:
Department of Computer Science, Aalborg University, Aalborg, Denmark;Department of Informatics and Mathematical Modeling, Technical University of Denmark, Denmark
Venue:
Concurrency and Computation: Practice & Experience
Year:
2012

Citing 16
Cited 2

Software architecture for hard real-time applications: cyclic executives vs. fixed priority executives

Real-Time Systems
Scheduling with optimized communication for time-triggered embedded systems

CODES '99 Proceedings of the seventh international workshop on Hardware/software codesign
Off-line scheduling of a real-time system

SAC '98 Proceedings of the 1998 ACM symposium on Applied Computing
The Real-Time Specification for Java

The Real-Time Specification for Java
TIMES - A Tool for Modelling and Implementation of Embedded Systems

TACAS '02 Proceedings of the 8th International Conference on Tools and Algorithms for the Construction and Analysis of Systems
Java(TM) Language Specification, The (3rd Edition) (Java (Addison-Wesley))

Java(TM) Language Specification, The (3rd Edition) (Java (Addison-Wesley))
Scheduling Distributed Real-Time Systems by Satisfiability Checking

RTCSA '05 Proceedings of the 11th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications
Schedulability analysis of fixed-priority systems using timed automata

Theoretical Computer Science - Tools and algorithms for the construction and analysis of systems (TACAS 2003)
Modelling and Exploration Environment for Application Specific Multiprocessor Systems

HASE '07 Proceedings of the 10th IEEE High Assurance Systems Engineering Symposium
A Java processor architecture for embedded real-time systems

Journal of Systems Architecture: the EUROMICRO Journal
Multiprocessors and the Real-Time Specification for Java

ISORC '08 Proceedings of the 2008 11th IEEE Symposium on Object Oriented Real-Time Distributed Computing
Worst-case execution time analysis for a Java processor

Software—Practice & Experience
A real-time Java chip-multiprocessor

ACM Transactions on Embedded Computing Systems (TECS)
Fixed-Priority Multiprocessor Scheduling with Liu and Layland's Utilization Bound

RTAS '10 Proceedings of the 2010 16th IEEE Real-Time and Embedded Technology and Applications Symposium
Cyclic executive for safety-critical Java on chip-multiprocessors

Proceedings of the 8th International Workshop on Java Technologies for Real-Time and Embedded Systems
A Hardware Abstraction Layer in Java

ACM Transactions on Embedded Computing Systems (TECS)

Editorial

Concurrency and Computation: Practice & Experience
Chip-multiprocessor hardware locks for safety-critical Java

Proceedings of the 11th International Workshop on Java Technologies for Real-time and Embedded Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Chip-multiprocessors offer increased processing power at a low cost. However, in order to use them for real-time systems, tasks have to be scheduled efficiently and predictably. It is well known that finding optimal schedules is a computationally hard problem. In this paper we present a solution that uses model checking to find a static schedule, if one exists at all, which gives an implementation of a table driven multiprocessor scheduler. Mutual exclusion to access shared resources is guaranteed by including access constraints in the schedule generation. To evaluate the proposed cyclic executive for multiprocessors, we have implemented it in the context of safety-critical Java on a Java processor. Copyright © 2011 John Wiley & Sons, Ltd.