The LRD traffic impact on the NoC-based SoCs

Authors:
Johanna Sepúlveda;Marius Strum;Wang Jiang Chau;Ricardo Pires
Affiliations:
University of São Paulo, Microelectronics Laboratory LME, São Paulo, Brazil;University of São Paulo, Microelectronics Laboratory LME, São Paulo, Brazil;University of São Paulo, Microelectronics Laboratory LME, São Paulo, Brazil;Federal institute of Education, science and technology of São Paulo (IFSP), São Paulo, Brazil
Venue:
SBCCI '10 Proceedings of the 23rd symposium on Integrated circuits and system design
Year:
2010

Citing 11
Cited 1

The changing nature of network traffic: scaling phenomena

ACM SIGCOMM Computer Communication Review
Noise generators for the simulation of digital communication systems

ANSS '91 Proceedings of the 24th annual symposium on Simulation
Self-Similar Network Traffic and Performance Evaluation

Self-Similar Network Traffic and Performance Evaluation
Evaluation of the Traffic-Performance Characteristics of System-on-Chip Communication Architectures

VLSID '01 Proceedings of the The 14th International Conference on VLSI Design (VLSID '01)
QNoC: QoS architecture and design process for network on chip

Journal of Systems Architecture: the EUROMICRO Journal - Special issue: Networks on chip
On-chip traffic modeling and synthesis for MPEG-2 video applications

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Network on Chip Simulations for Benchmarking

IWSOC '04 Proceedings of the System-on-Chip for Real-Time Applications, 4th IEEE International Workshop
Communication-Centric SoC Design for Nanoscale Domain

ASAP '05 Proceedings of the 2005 IEEE International Conference on Application-Specific Systems, Architecture Processors
Automatic phase detection for stochastic on-chip traffic generation

CODES+ISSS '06 Proceedings of the 4th international conference on Hardware/software codesign and system synthesis
Long-range dependence and on-chip processor traffic

Microprocessors & Microsystems
Wavelet analysis of long-range-dependent traffic

IEEE Transactions on Information Theory

High performance NoC synthesis using analytical modeling and simulation with optimal power and minimal IC area

Journal of Systems Architecture: the EUROMICRO Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

Designing an optimal NoC for a particular application requires the specification of a large set of configuration parameters leading to a wide solution space. NoC performance highly depends on SoC traffic. NoC traffic has been modeled using poisson models not highly correlated. However, it has been shown that LRD (Long Range Dependence) traffic will be an ubiquous property on an future SoC applications. LRD is a property of stochastic process that has a significant impact on the overall network performance. It strongly influence the network buffer size. Our paper has 2 goals: to show the influence of the LRD on the NoC performance and propose a NoC manager mechanism to detect and handle the LRD traffic. We perform SystemC-TLM simulations and show a LRD impact up to 210% over the NoC latency. Our mechanisms were tested and the results show latency and power improvement up to 87% and 63%, respectively, when compared to a best-effort NoC.