Patterns in property specifications for finite-state verification
Proceedings of the 21st international conference on Software engineering
Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment
Journal of the ACM (JACM)
Parametric temporal logic for “model measuring”
ACM Transactions on Computational Logic (TOCL)
Automotive software integration
Proceedings of the 44th annual Design Automation Conference
Model checking based analysis of end-to-end latency in embedded, real-time systems with clock drifts
Proceedings of the 45th annual Design Automation Conference
Software Engineering: A Practitioner's Approach
Software Engineering: A Practitioner's Approach
Some results on Parametric Temporal Logic
Information Processing Letters
| Hi-index | 0.00 |
The growing trend towards using component based design approach in embedded system development requires addressing newer system engineering challenges. These systems are usually time critical and require timing guarantees from components. The articulation of a desirable response bounds for the components is often ad-hoc and happens late in development. In this work, we present a formal methods based methodology for an early stage design space exploration. We focus on real-time response of a component as a basis for exploration and allow the developer model it using constant values or parameters. To quantify the parameters, we propose a novel constraint synthesis technique to correlate response times of interacting components. Finally, for system integration, we introduce a new notion of timing layout to specify time-budgeting for each component. The selection of a suitable layout can be made based on system optimization criteria. We have demonstrated our methodology on an automotive Adaptive Cruise Control feature.