Performance evaluation and scaling of a multiprocessor architecture emulating complex SNN algorithms

  • Authors:
  • Giovanny Sánchez;Jordi Madrenas;Juan Manuel Moreno

  • Affiliations:
  • Department of Electronic Engineering, Technical University of Catalunya, Barcelona, Catalunya, Spain;Department of Electronic Engineering, Technical University of Catalunya, Barcelona, Catalunya, Spain;Department of Electronic Engineering, Technical University of Catalunya, Barcelona, Catalunya, Spain

  • Venue:
  • ICES'10 Proceedings of the 9th international conference on Evolvable systems: from biology to hardware
  • Year:
  • 2010

Quantified Score

Hi-index 0.00

Visualization

Abstract

The performance analysis of an efficient multiprocessor architecture that allows accelerating the emulation of large-scale Spiking Neural Networks (SNNs) is reported. After describing the architecture and the complex SNN algorithm mapping, the performance study demonstrates that the system can emulate up to 10,000 300-synapse neurons in real time at 64 MHz with conventional FPGAs. Important improvements can be achieved by using advanced technology and increased clock rate or by means of simple architecture modifications. The architecture is flexible enough to be efficiently applied to any SNN model in general.