Wiring considerations in analog VLSI systems, with application to field-programmable networks
Wiring considerations in analog VLSI systems, with application to field-programmable networks
VLSI analogs of neuronal visual processing: a synthesis of form and function
VLSI analogs of neuronal visual processing: a synthesis of form and function
A Hardware Implementation of the Cell Matrix Self-Configurable Architecture: The Cell Matrix MOD 88
EH '05 Proceedings of the 2005 NASA/DoD Conference on Evolvable Hardware
PERPLEXUS: Pervasive Computing Framework for Modeling Complex Virtually-Unbounded Systems
AHS '07 Proceedings of the Second NASA/ESA Conference on Adaptive Hardware and Systems
Extrinsic evolvable hardware on the RISA architecture
ICES'07 Proceedings of the 7th international conference on Evolvable systems: from biology to hardware
POEtic: a prototyping platform for bio-inspired hardware
ICES'05 Proceedings of the 6th international conference on Evolvable Systems: from Biology to Hardware
CEC'09 Proceedings of the Eleventh conference on Congress on Evolutionary Computation
JubiTool: unified design flow for the Perplexus SIMD hardware accelerator
CEC'09 Proceedings of the Eleventh conference on Congress on Evolutionary Computation
Performance evaluation and scaling of a multiprocessor architecture emulating complex SNN algorithms
ICES'10 Proceedings of the 9th international conference on Evolvable systems: from biology to hardware
Implementation of a power-aware dynamic fault tolerant mechanism on the Ubichip platform
ICES'10 Proceedings of the 9th international conference on Evolvable systems: from biology to hardware
Timing characterization and constraining tool
Microelectronics Journal
| Hi-index | 0.00 |
In this paper we shall present a reconfigurable architecture that has been specifically conceived for emulating large-scale bio-inspired systems. The architecture is organized as a regular array of programmable elements that can be used either as fine grain logic elements or configured in order to construct massively parallel SIMD (Single Instruction Multiple Data) machines. As it will be explained, the specific features that have been included in the architecture permit the efficient implementation of a wide range of complex systems.