Advanced ASIC Chip Synthesis: Using Synopsys Design Compiler Physical Compiler and Prime Time
Advanced ASIC Chip Synthesis: Using Synopsys Design Compiler Physical Compiler and Prime Time
IEEE Transactions on Parallel and Distributed Systems
PERPLEXUS: Pervasive Computing Framework for Modeling Complex Virtually-Unbounded Systems
AHS '07 Proceedings of the Second NASA/ESA Conference on Adaptive Hardware and Systems
The Perplexus bio-inspired reconfigurable circuit
AHS '07 Proceedings of the Second NASA/ESA Conference on Adaptive Hardware and Systems
Fine- and Coarse-Grain Reconfigurable Computing
Fine- and Coarse-Grain Reconfigurable Computing
Reconfigurable Computing: The Theory and Practice of FPGA-Based Computation
Reconfigurable Computing: The Theory and Practice of FPGA-Based Computation
Static Timing Analysis for Nanometer Designs: A Practical Approach
Static Timing Analysis for Nanometer Designs: A Practical Approach
A reconfigurable architecture for emulating large-scale bio-inspired systems
CEC'09 Proceedings of the Eleventh conference on Congress on Evolutionary Computation
Digital Integrated Circuit Design: From VLSI Architectures to CMOS Fabrication
Digital Integrated Circuit Design: From VLSI Architectures to CMOS Fabrication
Dynamically Reconfigurable Systems: Architectures, Design Methods and Applications
Dynamically Reconfigurable Systems: Architectures, Design Methods and Applications
CIT '10 Proceedings of the 2010 10th IEEE International Conference on Computer and Information Technology
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Hi-index | 0.00 |
This paper presents Timing Characterization and constraining Tool (TCT) that facilitates designing of modular reconfigurable Integrated Circuits (ICs) by supporting early constraint-based design space exploration and timing constraining. These steps of the design methodology are crucial from the perspective of quality of results and are not directly addressed by the synthesis tools used nowadays. Although the idea of TCT is presented here using one of the currently available logic synthesis tools as an example, it can be easily adapted for other ones. Such flexibility increase usability of TCT and makes it very helpful for scientists who look for new integrated architectures that utilize dynamically reconfigurable resources.