CMOS bandgap references with self-biased symmetrically matched current-voltage mirror and extension of sub-1-V design

Authors:
Yat-Hei Lam;Wing-Hung Ki
Affiliations:
Solutions Group, Synopsys, Inc., Macau SAR, China and Department of Electronic and Computer Engineenng, The Hong Kong University of Science and Technology, Kowloon, Hong Kong;Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Kowloon, Hong Kong
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Year:
2010

Citing 3
Cited 2

Analysis and Design of Analog Integrated Circuits

Analysis and Design of Analog Integrated Circuits
A VDD and temperature independent CMOS voltage reference circuit

Proceedings of the 2004 Asia and South Pacific Design Automation Conference
Design of Analog CMOS Integrated Circuits

Design of Analog CMOS Integrated Circuits

An area-efficient CMOS bandgap reference utilizing a switched-current technique

IEEE Transactions on Circuits and Systems II: Express Briefs
A 3.2ppm/°C curvature-compensated bandgap reference with wide supply voltage range

Microelectronics Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

A series of bandgap references (BGRs) using a self-biased symmetrically matched current-voltage mirror (SM CVM) in reducing systematic offset, thus achieving an excellent line regulation, is presented. By replacing the operational amplifier with a CVM in the feedback loop, current consumption is much reduced. An SM buffer stage that is capable of driving a resistive load with minor degradation in temperature coefficient (TC) and line regulation is also presented. The technique is extended to design a sub-1-V BGR with a TC-cancellation output buffer. All circuits are designed using a 0.35-µm CMOS process, and experimental results are presented, confirming the analysis.