VLSI design optimization of input/output-buffered broadband ATM switches

Authors:
Hong Shi;Charles Zukowski;Omar Wing
Affiliations:
AT&T Bell Laboratories, Murray Hill, NJ;Department of Electrical Engineering, Columbia University, New York, NY;Department of Electrical Engineering, Columbia University, New York, NY
Venue:
INFOCOM'96 Proceedings of the Fifteenth annual joint conference of the IEEE computer and communications societies conference on The conference on computer communications - Volume 2
Year:
1996

Citing 2
Cited 0

Buffer size trade-offs in input/output buffered ATM switches under various conditions

ICCCN '95 Proceedings of the 4th International Conference on Computer Communications and Networks
On a Pin Versus Block Relationship For Partitions of Logic Graphs

IEEE Transactions on Computers

Quantified Score

Hi-index	0.00

Visualization

Abstract

We explore what is needed to improve and automate the process of designing a broadband ATM switch, i.e., determining the "optimal" switch parameters given hardware costs and constraints on quality of service. We present a cost model for implementation with CMOS integrated circuits, based on some prototype designs that include both input and output buffering, and combine this with a simple method for rough performance analysis to allow quick design evaluation. Experiments are presented for a range of specifications, based on an automated exhaustive search algorithm, and a framework for using nonlinear integer optimization to improve efficiency in the future is developed.