A parallel algorithm for fault simulation on the connection machine

Authors:
Vinod Narayanan;Vijay Pitchumani
Affiliations:
ECE Department, Syracuse University, Syracuse, NY;ECE Department, Syracuse University, Syracuse, NY
Venue:
ITC'88 Proceedings of the 1988 international conference on Test: new frontiers in testing
Year:
1988

Citing 4
Cited 0

Data parallel algorithms

Communications of the ACM - Special issue on parallelism
Critical path tracing - an alternative to fault simulation

DAC '83 Proceedings of the 20th Design Automation Conference
The concurrent simulation of nearly identical digital networks

DAC '73 Proceedings of the 10th Design Automation Workshop
A Deductive Method for Simulating Faults in Logic Circuits

IEEE Transactions on Computers

Quantified Score

Hi-index	0.00

Visualization

Abstract

A fast algorithm for fault simulation, employing data level parallelism, is presented for the (Thinking Machines Corporation's) Connection Machine. The algorithm is of the parallel pattern single fault propagation type. An implementation in C* has been completed and results are presented.