Selection of instruction set extensions for an FPGA embedded processor core

Authors:
Brian F. Veale;John K. Antonio;Monte P. Tull;Sean A. Jones
Affiliations:
University of Oklahoma, School of Computer Science, Norman, OK;University of Oklahoma, School of Computer Science, Norman, OK;University of Oklahoma, School of Electrical and Computer Engineering, Norman, OK;University of Oklahoma, School of Computer Science, Norman, OK
Venue:
IPDPS'06 Proceedings of the 20th international conference on Parallel and distributed processing
Year:
2006

Citing 8
Cited 0

A software development tool chain for a reconfigurable processor

CASES '01 Proceedings of the 2001 international conference on Compilers, architecture, and synthesis for embedded systems
Retargetable Compilers for Embedded Core Processors: Methods and Experience in Industrial Applications

Retargetable Compilers for Embedded Core Processors: Methods and Experience in Industrial Applications
Efficient architecture/compiler co-exploration for ASIPs

CASES '02 Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems
Understanding the Linux Kernel, Second Edition

Understanding the Linux Kernel, Second Edition
Automatic generation of application specific processors

Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems
MINCE: Matching INstructions Using Combinational Equivalence for Extensible Processor

Proceedings of the conference on Design, automation and test in Europe - Volume 2
Balancing design options with Sherpa

Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems
MiBench: A free, commercially representative embedded benchmark suite

WWC '01 Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop

Quantified Score

Hi-index	0.00

Visualization

Abstract

A design process is presented for the selection of a set of instruction set extensions for the PowerPC 405 processor that is embedded into the Xilinx Virtex Family of FPGAs. The instruction set of the PowerPC 405 is extended by selecting additional instructions from the full 32-bit PowerPC instruction set architecture (ISA), of which the PowerPC 405 ISA is a subset. The selected instructions are supported in hardware using the reconfigurable resources of the FPGA. The proposed design process gathers execution statistics for a target application through profiling or simulation. These statistics are then used to estimate the speedup that would be achieved if selected instructions from the full PowerPC ISA are added to the ISA of the PowerPC 405 processor. An experimental study of two embedded benchmarks show significant speedup when this approach is used to extend the PowerPC 405 processor to support various floating-point operations through the use of floating-point cores developed by QinetiQ.