Hardware-based power management for real-time applications

Authors:
Sascha Uhrig;Theo Ungerer
Affiliations:
Institute of Computer Science, University of Augsburg, Augsburg;Institute of Computer Science, University of Augsburg, Augsburg
Venue:
ISPDC'03 Proceedings of the Second international conference on Parallel and distributed computing
Year:
2003

Citing 8
Cited 1

Dynamic voltage scaling on a low-power microprocessor

Proceedings of the 7th annual international conference on Mobile computing and networking
Energy priority scheduling for variable voltage processors

ISLPED '01 Proceedings of the 2001 international symposium on Low power electronics and design
Real-time dynamic voltage scaling for low-power embedded operating systems

SOSP '01 Proceedings of the eighteenth ACM symposium on Operating systems principles
Energy aware task scheduling with task synchronization for embedded real time systems

CASES '02 Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems
Intra-Task Voltage Scheduling for Low-Energy, Hard Real-Time Applications

IEEE Design & Test
Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors

IEEE Micro
Real-time scheduling on multithreaded processors

RTCSA '00 Proceedings of the Seventh International Conference on Real-Time Systems and Applications
Power-Sensitive Multithreaded Architecture

ICCD '00 Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors

Fine-grained power management for multithreaded processor cores

Proceedings of the 2004 ACM symposium on Applied computing

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a new power management technique integrated into a multithreaded microcontroller with built-in real-time scheduling schemes. Power management is done by hardware based on the Guaranteed Percentage scheduling scheme. The applied power saving mechanisms are frequency reduction, dynamic voltage scaling and pipeline gating. Our evaluation showed that for a given workload with an average processor utilization of 22.6% and a frequent change of utilization in the range of 0% to 58% energy consumption could be reduced to 12.7% of the energy required by a system running at top speed.