Rapid prototyping on a structured ASIC fabric

Authors:
Steve C. L. Yuen;Yan-Qing Ai;Brian P. W. Chan;Thomas C. P. Chau;Sam M. H. Ho;Oscar K. L. Lau;Kong-Pang Pun;Philip H. W. Leong;Oliver C. S. Choy
Affiliations:
The Chinese University of Hong Kong;The Chinese University of Hong Kong;The Chinese University of Hong Kong;The Chinese University of Hong Kong;The Chinese University of Hong Kong;The Chinese University of Hong Kong;The Chinese University of Hong Kong;University of Sydney;The Chinese University of Hong Kong
Venue:
Proceedings of the 2010 Asia and South Pacific Design Automation Conference
Year:
2010

Citing 1
Cited 1

A comparison of via-programmable gate array logic cell circuits

Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays

A regular fabric design methodology for applications requiring specific layout-level design rules

Microelectronics Journal

Quantified Score

Hi-index	0.01

Visualization

Abstract

We describe the architecture of a structured ASIC fabric in which the logic and routing can be customized using three masks. A standard Cadence based design flow is employed, and using an active dynamic backlight controller as an example, performance is compared to that of an ASIC implementation in the same technology.