Portable, scalable, per-core power estimation for intelligent resource management

Authors:
Bhavishya Goel;Sally A. McKee;Roberto Gioiosa;Karan Singh;Major Bhadauria;Marco Cesati
Affiliations:
Chalmers University of Technology, SE;Chalmers University of Technology, SE;Barcelona Supercomputer Center, ES;Cornell University, USA;Cornell University, USA;University of Rome-Tor Vergata, IT
Venue:
GREENCOMP '10 Proceedings of the International Conference on Green Computing
Year:
2010

Citing 0
Cited 6

A System-Level Model for Runtime Power Estimation on Mobile Devices

GREENCOM-CPSCOM '10 Proceedings of the 2010 IEEE/ACM Int'l Conference on Green Computing and Communications & Int'l Conference on Cyber, Physical and Social Computing
Systematic Energy Characterization of CMP/SMT Processor Systems via Automated Micro-Benchmarks

MICRO-45 Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture
Accurate Fine-Grained Processor Power Proxies

MICRO-45 Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture
Enabling accurate power profiling of HPC applications on exascale systems

Proceedings of the 3rd International Workshop on Runtime and Operating Systems for Supercomputers
Leakage energy estimates for HPC applications

E2SC '13 Proceedings of the 1st International Workshop on Energy Efficient Supercomputing
A PMC-driven methodology for energy estimation in RVC-CAL video codec specifications

Image Communication

Quantified Score

Hi-index	0.00

Visualization

Abstract

Performance, power, and temperature are now all first-order design constraints. Balancing power efficiency, thermal constraints, and performance requires some means to convey data about real-time power consumption and temperature to intelligent resource managers. Resource managers can use this information to meet performance goals, maintain power budgets, and obey thermal constraints. Unfortunately, obtaining the required machine introspection is challenging. Most current chips provide no support for per-core power monitoring, and when support exists, it is not exposed to software. We present a methodology for deriving per-core power models using sampled performance counter values and temperature sensor readings. We develop application-independent models for four different (four- to eight-core) platforms, validate their accuracy, and show how they can be used to guide scheduling decisions in power-aware resource managers. Model overhead is negligible, and estimations exhibit 1.1%–5.2% per-suite median error on the NAS, SPEC OMP, and SPEC 2006 benchmarks (and 1.2%–4.4% overall).