Implementation of a programming environment with a multithread model for reconfigurable systems

Authors:
Keisuke Dohi;Yuichiro Shibata;Tsuyoshi Hamada;Tomonari Masada;Kiyoshi Oguri;Duncan A. Buell
Affiliations:
Nagasaki University, Nagasaki, Japan;Nagasaki University, Nagasaki, Japan;Nagasaki University, Nagasaki, Japan;Nagasaki University, Nagasaki, Japan;Nagasaki University, Nagasaki, Japan;University of South Caroline, USA
Venue:
ACM SIGARCH Computer Architecture News
Year:
2011

Citing 4
Cited 0

Garp: a MIPS processor with a reconfigurable coprocessor

FCCM '97 Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines
NAPA C: Compiling for a Hybrid RISC/FPGA Architecture

FCCM '98 Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines
Application Development on the SRC Computers, Inc. Systems

IPDPS '05 Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Papers - Volume 01
FPGA Design Productivity --- A Discussion of the State of the Art and a Research Agenda

ARC '09 Proceedings of the 5th International Workshop on Reconfigurable Computing: Architectures, Tools and Applications

Quantified Score

Hi-index	0.00

Visualization

Abstract

Reconfigurable systems are known to be able to achieve higher performance than traditional microprocessor architecture for many application fields. However, in order to extract a full potential of the reconfigurable systems, programmers often have to design and describe the best suited code for their target architecture with specialized knowledge. The aim of this paper is to assist the users of reconfigurable systems by implementing a translator with a multithread model. The experimental results show our translator automatically generates efficient performance-aware code segments including DMA transfer and shift registers for memory access optimization.